# DAQ

# **PCI-4451/4452 User Manual**

**Dynamic Signal Acquisition Device for PCI** 



#### Internet Support

E-mail: support@natinst.com FTP Site: ftp.natinst.com

Web Address: http://www.natinst.com

#### **Bulletin Board Support**

BBS United States: 512 794 5422 BBS United Kingdom: 01635 551422

BBS France: 01 48 65 15 59

#### **Fax-on-Demand Support**

512 418 1111

#### Telephone Support (USA)

Tel: 512 795 8248 Fax: 512 794 5678

#### **International Offices**

Australia 03 9879 5166, Austria 0662 45 79 90 0, Belgium 02 757 00 20, Brazil 011 288 3336, Canada (Ontario) 905 785 0085, Canada (Québec) 514 694 8521, Denmark 45 76 26 00, Finland 09 725 725 11, France 01 48 14 24 24, Germany 089 741 31 30, Hong Kong 2645 3186, Israel 03 6120092, Italy 02 413091, Japan 03 5472 2970, Korea 02 596 7456, Mexico 5 520 2635, Netherlands 0348 433466, Norway 32 84 84 00, Singapore 2265886, Spain 91 640 0085, Sweden 08 730 49 70, Switzerland 056 200 51 51, Taiwan 02 377 1200, United Kingdom 01635 523545

#### **National Instruments Corporate Headquarters**

6504 Bridge Point Parkway Austin, Texas 78730-5039 USA Tel: 512 794 0100

© Copyright 1998 National Instruments Corporation. All rights reserved.

# **Important Information**

#### Warranty

The PCI-4451/4452 is warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this manual is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

Except as specified herein, National Instruments makes no warranties, express or implied, and specifically disclaims any warranty of merchantability or fitness for a particular purpose. Customer's right to recover damages caused by fault or negligence on the part of National Instruments shall be limited from the amount therefore paid by the customer. National Instruments will not be liable for damages resulting from loss of data, profits, use of products, or incidental or consequential damages, even if advised of the possibility thereof. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, misuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

#### Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

#### **Trademarks**

Product and company names listed are trademarks or trade names of their respective companies.

#### WARNING REGARDING MEDICAL AND CLINICAL USE OF NATIONAL INSTRUMENTS PRODUCTS

National Instruments products are not designed with components and testing intended to ensure a level of reliability suitable for use in treatment and diagnosis of humans. Applications of National Instruments products involving medical or clinical treatment can create a potential for accidental injury caused by product failure, or by errors on the part of the user or application designer. Any use or application of National Instruments products for or involving medical or clinical treatment must be performed by properly trained and qualified medical personnel, and all traditional medical safeguards, equipment, and procedures that are appropriate in the particular situation to prevent serious injury or death should always continue to be used when National Instruments products are being used. National Instruments products are NOT intended to be a substitute for any form of established process, procedure, or equipment used to monitor or safeguard human health and safety in medical or clinical treatment.

# **Contents**

About	This Manual	
	Organization of This Manualix	
	Conventions Used in This Manualx	
	National Instruments Documentationxi	i
	Related Documentationxi	i
	Customer Communicationxi	ĺ
Chapt	er 1	
_	uction	
	What You Need to Get Started1-	-2
	Unpacking	
	Software Programming Choices1-	
	National Instruments Application Software1	
	Optional Equipment1-	
	Custom Cabling1-	-4
Chapt	er 2	
-		
mstan	lation and Configuration	
	Software Installation	
	Hardware Installation	
	Device Configuration	-2
Chapt	er 3	
-	vare Overview	
	Analog Input3-	-3
	Input Mode3-	
	Input Coupling3-	
	Input Polarity and Input Range3-	
	Considerations for Selecting Input Ranges3	-4
	Analog Output3-	-5
	Output Mode3-	-5
	Output Polarity and Output Range3-	-5
	Trigger	-6
	RTSI Triggers	
	Digital I/O	
	Timing Signal Routing	
	Programmable Function Inputs	-11

	Device and RTSI Clocks	3-11
	Selecting Sample/Update Clock Frequency	3-12
	Device Configuration Issues	3-13
Chapt	er 4	
•		
Siyiia	I Connections	
	I/O Connectors	
	Analog I/O Connector Signal Descriptions	
	Digital I/O Connector Signal Descriptions	
	Analog Input Signal Connections	4-9
	Types of Signal Sources	4-10
	Floating Signal Sources	4-10
	Ground-Referenced Signal Sources	
	Analog Output Signal Connections	4-11
	Analog Power Connections	
	Digital I/O Signal Connections	4-12
	Digital Power Connections	4-14
	Timing Connections	
	Programmable Function Input Connections	
	Acquisition Timing Connections	4-15
	PFI0/TRIG1 (EXT_TRIG) Signal	
	PFI1/TRIG2 (PRETRIG) Signal	
	CONVERT* Signal	4-17
	EXTSTROBE* Signal	
	Waveform Generation Timing Connections	4-18
	WFTRIG Signal	4-18
	UPDATE* Signal	
	General-Purpose Timing Signal Connections	4-19
	GPCTR0_SOURCE Signal	
	GPCTR0_GATE Signal	4-20
	GPCTR0_OUT Signal	4-20
	GPCTR0_UP_DOWN Signal	
	GPCTR1_SOURCE Signal	
	GPCTR1_GATE Signal	
	GPCTR1_OUT Signal	
	GPCTR1_UP_DOWN Signal	4-22
	FREQ_OUT Signal	
	Field Wiring Considerations.	4-24

# Chapter 5 Calibration

Galibration	
Loading Calibration Constants	5-1
Self-Calibration	5-2
External Calibration	5-2
Traceable Recalibration	5-3
Chapter 6	
Theory of Analog Operation	
Functional Overview	6-1
Analog Input Circuitry	6-1
Input Coupling	6-2
Calibration	6-2
Antialias Filtering	6-3
The ADC	6-8
Noise	6-9
Analog Output Circuitry	6-10
Anti-Image Filtering	6-10
The DAC	6-12
Calibration	
Mute Feature	6-13

# Appendix A Specifications

Appendix B
Pin Connections

Appendix C
Customer Communication

Glossary

Index

# **Figures**

	Figure 3-1.	Digital Function Block Diagram	3-1
	Figure 3-2.	Analog Function Block Diagram	. 3-2
	Figure 3-3.	Below-Low-Level Triggering Mode	. 3-7
	Figure 3-4.	Above-High-Level Triggering Mode	
	Figure 3-5.	Inside-Region Triggering Mode	
	Figure 3-6.	High-Hysteresis Triggering Mode	. 3-8
	Figure 3-7.	Low-Hysteresis Triggering Mode	. 3-9
	Figure 3-8.	RTSI Bus Signal Connection	. 3-10
	Figure 4-1.	Analog Pin Connections	
	Figure 4-2.	Digital Pin Connections	
	Figure 4-3.	Analog Input Stage	
	Figure 4-4.	Analog Output Channel Block Diagram	. 4-11
	Figure 4-5.	Digital I/O Connections	
	Figure 4-6.	Typical Posttriggered Acquisition	
	Figure 4-7.	Typical Pretriggered AcquisitionPFI1	
	Figure 4-8.	EXTSTROBE* Signal Timing	
	Figure 4-9.	GPCTR0_SOURCE Signal Timing	. 4-19
	Figure 4-10.	GPCTR0_OUT Signal Timing	
	Figure 4-11.	GPCTR1_SOURCE Signal Timing	
	Figure 4-12.	GPCTR1_OUT Signal Timing	
	Figure 4-13.	GPCTR Timing Summary	. 4-23
	Figure 6-1.	Input Frequency Response	
	Figure 6-2.	Input Frequency Response Near the Cutoff	
	Figure 6-3.	Alias Rejection at the Oversample Rate	
	Figure 6-4.	Comparison of a Clipped Signal to a Proper Signal	
	Figure 6-5.	Signal Spectra in the DAC	6-11
	Figure A-1.	Idle Channel Noise (Typical)	. A-4
	Figure B-1.	68-Pin Digital Connector for any Digital Accessory	B-2
Table	es .		
	Table 3-1.	Actual Range and Measurement Precision	. 3-4
	Table 3-2.	Actual Range and Measurement Precision	
	Table 4-1.	Analog I/O Connector Pin Assignment	. 4-3
	Table 4-2.	Analog I/O Signal Summary	
	Table 4-3.	Digital I/O Connector Pin Assignment	. 4-6
	Table 4-4.	Digital I/O Signal Summary	4-8

# About This Manual

This manual describes the electrical and mechanical aspects of the PCI-4451 and PCI-4452 devices and contains information concerning their operation. Unless otherwise noted, the text applies to both devices.

The PCI-4451 and PCI-4452 are high-performance, high-accuracy analog input/output (I/O) devices for the PCI bus. These devices also support digital I/O (DIO) functions, counter/timer functions, and external trigger functions.

# **Organization of This Manual**

The PCI-4451/4452 User Manual is organized as follows:

- Chapter 1, *Introduction*, describes the PCI-4451 and PCI-4452 devices, lists what you need to get started, explains how to unpack your devices, and describes the optional software and optional equipment.
- Chapter 2, *Installation and Configuration*, explains how to install and configure your PCI-4451/4452 device.
- Chapter 3, *Hardware Overview*, presents an overview of the hardware functions on your PCI-4451/4452 device.
- Chapter 4, Signal Connections, describes how to make input and output connections to your PCI-4451/4452 device via the analog I/O and digital I/O connectors of the device.
- Chapter 5, Calibration, discusses the calibration procedures for your PCI-4451/4452 device.
- Chapter 6, *Theory of Analog Operation*, contains a functional overview and explains the operation of each analog functional unit making up the PCI-4451/4452.
- Appendix A, Specifications, lists the specifications of the PCI-4451/4452.
- Appendix B, *Pin Connections*, describes the pin connections on the optional 68-pin digital accessories for the PCI-4451/4452 devices.
- Appendix C, Customer Communication, contains forms you can use to request help from National Instruments or to comment on our products and manuals.

- The Glossary contains an alphabetical list and description of terms used in this manual, including abbreviations, acronyms, metric prefixes, mnemonics, and symbols.
- The *Index* contains an alphabetical list of key terms and topics in this manual, including the page where you can find each one.

#### **Conventions Used in This Manual**

Angle brackets enclose the name of a key on the keyboard—for example, <shift>. Angle brackets containing numbers separated by an ellipsis represent a range of values associated with a bit or signal name—for example, DBIO<3..0>.

The ♦ symbol indicates that the text following it applies only to a specific product, a specific operating system, or a specific software version.

An asterisk following a signal name denotes an ACTIVE LOW signal.

This icon to the left of bold italicized text denotes a note, which alerts you

to important information.

This icon to the left of bold italicized text denotes a caution, which advises you of precautions to take to avoid injury, data loss, or a system crash.

bold italic Bold italic text denotes an activity objective, note, caution, or warning.

DSA DSA refers to dynamic signal acquisition.

italic Italic text denotes variables, emphasis, a cross reference, or an introduction

to a key concept. This font also denotes text from which you supply the

appropriate word or value, as in NI-DAQ 6.x.

SE SE means referenced single ended (RSE). SE and RSE are equivilant.

#### **National Instruments Documentation**

The *PCI-4451/4452 User Manual* is one piece of the documentation set for your DAQ system. You could have any of several types of manuals depending on the hardware and software in your system. Use the manuals you have as follows:

- Software documentation—You may have both application software and NI-DAQ software documentation. National Instruments application software includes ComponentWorks, LabVIEW, LabWindows/CVI, Measure, and VirtualBench. After you set up your hardware system, use either your application software documentation or the NI-DAQ documentation to help you write your application. If you have a large, complicated system, it is worthwhile to look through the software documentation before you configure your hardware.
- Accessory installation guides or manuals—If you are using accessory
  products, read the terminal block and cable assembly installation
  guides. They explain how to physically connect the relevant pieces
  of the system. Consult these guides when you are making your
  connections.

#### **Related Documentation**

The following documents contain information you may find helpful:

- BNC-2140 User Manual
- National Instruments Application Note 025, Field Wiring and Noise Considerations for Analog Signals
- PCI Local Bus Specification Revision 2.0

#### **Customer Communication**

National Instruments wants to receive your comments on our products and manuals. We are interested in the applications you develop with our products, and we want to help if you have problems with them. To make it easy for you to contact us, this manual contains comment and configuration forms for you to complete. These forms are in Appendix C, *Customer Communication*, at the end of this manual.

Introduction

This chapter describes the PCI-4451 and PCI-4452 devices, lists what you need to get started, explains how to unpack your devices, and describes the optional software and optional equipment.

The PCI-4451/4452 are high-performance, high-accuracy analog I/O devices for the PCI bus. These devices are members of the PCI-DSA series and are specifically designed for demanding dynamic signal acquisition applications. The PCI-4451 has two channels of 16-bit simultaneously sampled input at 204.8 kS/s and two channels of 16-bit simultaneously updated output at 51.2 kS/s, while the PCI-4452 has four channels of 16-bit simultaneously sampled analog input at 204.8 kS/s. Information on analog output applies only to the PCI-4451, where as information on analog input applies to both the PCI-4451 and the PCI-4452.

Both the analog input and the analog output circuitry have oversampling delta-sigma modulating converters. Delta-sigma converters are inherently linear, provide built-in brick-wall anti-aliasing/imaging filters, and have specifications that exceed other conventional technology for this application with regard to THD, SNR, and amplitude flatness. You can use these high-quality specifications and features to acquire or generate signals with high-accuracy and fidelity without introducing noise or out-of-band aliases.

Applications include audio signal processing and analysis, acoustics and speech research, sonar, audio frequency test and measurement, vibration and modal analysis, or any application requiring high-fidelity signal acquisition with a bandwidth up to 95 kHz or signal generation with a bandwidth up to 23 kHz.

#### What You Need to Get Started

То	set up and use your PCI-4451 or PCI-4452, you will need the following:
	One of the following devices: PCI-4451 PCI-4452
	PCI-4451/4452 Series User Manual
	You may have one or more of the following software packages and documentation:
	LabVIEW for Windows LabWindows/CVI for Windows NI-DAQ for PC Compatibles VirtualBench-DSA ComponentWorks Measure
	Your computer
	SHC68-C68-A1 analog cable
	BNC-2140 accessory

### Unpacking

Your PCI-4451/4452 is shipped in an antistatic plastic package to prevent electrostatic damage to the device. Electrostatic discharge can damage components on the instrument. To avoid such damage in handling the device, take the following precautions:

- Ground yourself via a grounding strap or by holding a grounded object.
- Touch the plastic package to a metal part of your computer chassis before removing the device from the package.
- Remove the device from the package and inspect the device for loose components or any other sign of damage. Notify National Instruments if the device appears damaged in any way. *Do not* install a damaged device into your computer.
- Never touch the exposed pins of connectors.

## **Software Programming Choices**

There are several options to choose from to program and use your National Instruments device. You can use LabVIEW for Windows, LabWindows/CVI for Windows, VirtualBench-DSA, ComponentWorks, and Measure.

#### **National Instruments Application Software**

LabVIEW and LabWindows/CVI are innovative program development software packages for data acquisition and control applications. LabVIEW uses graphical programming, whereas LabWindows/CVI enhances traditional programing languages. Both packages include extensive libraries for data acquisition, instrument control, data analysis, and graphical data presentation.

LabVIEW features interactive graphics, a state-of-the-art user interface, and a powerful graphical programming language. The LabVIEW Data Acquisition VI Library, a series of VIs for using LabVIEW with National Instruments device hardware, is included with LabVIEW. The LabVIEW Data Acquisition VI Library is functionally equivalent to the NI-DAQ software.

LabWindows/CVI features interactive graphics, a state-of-the-art user interface, and uses the ANSI C programming language. The LabWindows/CVI Data Acquisition, a series of functions for using LabWindows/CVI with National Instruments device hardware, is included with the NI-DAQ software kit. The LabWindows/CVI Data Acquisition library is functionally equivalent to the NI-DAQ software.

VirtualBench is a suite of VIs that allows you to use your data acquisition products just as you use stand-alone instruments, but you benefit from processing, display, and storage capabilities of PCs. VirtualBench instruments load and save waveform data to disk in the same forms used in popular spreadsheet programs and word processors. A report generation capability complements the raw data storage by adding timestamps, measurements, user name, and comments.

The complete VirtualBench suite contains VirtualBench-Scope, VirtualBench-DSA, VirtualBench-Function Generator, VirtualBench-FG, VirtualBench-Arb, VirtualBench-AODC, VirtualBench-DIO, VirtualBench-DMM, and VitualBench-Logger. Your PCI 4451/4452 comes with VirtualBench-DSA. VirtualBench-DSA is a turnkey

application you can use to make measurements as you would with a standard dynamic analyzer.

ComponentWorks contains tools for data acquisition and instrument control built on NI-DAQ driver software. ComponentWorks provides a higher-level programming interface for building virtual instruments with Visual Basic, Visual C++, Borland Delphi, and Microsoft Internet Explorer. With ComponentWorks, you can use all of the configuration tools, resource management utilities, and interactive control utilities included in NI-DAQ.

Measure is a data acquisition and instrument control add-in for Microsoft Excel. With Measure, you can acquire data directly from plug-in DAQ boards, GPIB instruments, or serial (RS-232) devices. Measure has easy-to-use dialogs for configuring your measurements. Your data is placed directly into Excel worksheet cells, from which you can perform your analysis and report generations using the full power and flexibility of Excel.

## **Optional Equipment**

National Instruments offers a variety of products to use with your PCI-4451/4452 series devices, including cables and connector blocks as follows:

- SHC50-68 digital cable
- Shielded and DIN rail mountable 68-pin connector blocks
- RTSI cables

# **Custom Cabling**

National Instruments offers cables of different lengths and the BNC-2140 DSA accessory to connect your analog I/O to the PCI-4451/4452. National Instruments recommends you do not develop your own cabling solution due to the difficulty of working with the high-density connector and the need to maintain high signal integrity. However, if your application requires that you develop your own cable use the following guidelines:

- Use shielded twisted-pair wires for each differential analog input or output channel pair. Since the signals are differential, using this type of wire yields the best results.
- When connecting the cable shields, be sure to connect the analog input grounds to the AIGND pins and the analog output grounds to the AOGND pins. For a connector pin assignment, refer to Table 4-1, Analog I/O Connector Pin Assignment.

- To create your own accessories, you can use an AMP 68-pin right-angle PWB receptacle header, part number 787254-1.
- Recommended manufacturer part numbers for the 68-pin mating connector for the cable assembly are as follows:
  - AMP 68-position straight cable plug, part number 787131-3
  - AMP 68-position backshell with jackscrews, part number 787191-1

National Instruments also offers cables of different lengths and accessories to connect your digital I/O signals to the PCI-4451/4452. To develop your own cable, the mating connector for the digital I/O is a 50-position receptacle. For a connector pinout assignment, refer to Table 4-3, *Digital I/O Connector Pin Assignment*. Recommended manufacturer part numbers for this mating connector are as follows:

- 50-position straight cable plug, part number 787131-1
- 50-position backshell with jackscrews, part number 787233-1

Refer to Appendix B, *Pin Connections*, for pin assignments of digital accessories and cables.

# **Installation and Configuration**

This chapter explains how to install and configure your PCI-4451/4452 device.

#### **Software Installation**



Note

Install your software before you install your PCI-4451/4452 device.

If you are using NI-DAQ, refer to your NI-DAQ release notes. Find the installation section for your operating system and follow the instructions given there. If you are using LabVIEW, LabWindows/CVI, or other National Instruments application software, refer to the appropriate release notes. After you have installed your application software, refer to your NI-DAQ release notes and follow the instructions given there for your operating system and application software package.

#### **Hardware Installation**

You can install the PCI-4451/4452 device in any available PCI expansion slot in your computer. However, to achieve the best noise performance, leave as much room as possible between the PCI-4451/4452 device and other devices and hardware. The following are general installation instructions, but consult your computer user manual or technical reference manual for specific instructions and warnings:

- 1. Write down the PCI-4451/4452 device serial number in the *PCI-4451/4452 Hardware and Software Configuration Form* in Appendix C, *Customer Communication*, of this manual.
- 2. Turn off and unplug your computer.
- 3. Remove the top cover or access port to the I/O channel.
- 4. Remove the expansion slot cover on the back panel of the computer.
- 5. Insert the PCI-4451/4452 device into a 5 V PCI slot. It should fit snugly, but *do not force* the device into place.
- 6. Screw the mounting bracket of the PCI-4451/4452 device to the back panel rail of the computer.

- 7. Check the installation.
- 8. Replace the cover.
- 9. Plug in and turn on your computer.

The PCI-4451/4452 device is now installed. You are now ready to configure your software.

## **Device Configuration**

The PCI-4451/4452 devices are completely software configurable. However, you must perform two types of configuration—bus-related and data acquisition-related.

The PCI-4451/4452 devices are fully compatible with the industry standard *PCI Local Bus Specification Revision 2.0*. The PCI system automatically performs all bus-related configurations and requires no interaction from you. Bus-related configuration includes setting the device base memory address and interrupt channel.

Data acquisition related configuration includes such settings as analog input polarity and range, analog input mode, and others. You can modify these settings through National Instruments application level software, such as ComponentWorks, LabVIEW, LabWindows/CVI, and VirtualBench or driver software such as NI-DAO.

# **Hardware Overview**

This chapter presents an overview of the hardware functions on your PCI-4451/4452 device. Figure 3-1 shows a block diagram of the digital functions. Figure 3-2 shows a block diagram of the analog functions. The two function blocks connect through the analog mezzanine bus.




Figure 3-1. Digital Function Block Diagram




Figure 3-2. Analog Function Block Diagram

### **Analog Input**

The analog input section of each PCI-4451/4452 device is software configurable. You can select different analog input configurations through application software. The following sections describe in detail each of the analog input categories.

#### **Input Mode**

The PCI-4451/4452 devices use differential (DIFF) inputs. You can configure the input as a referenced single ended (SE) channel using the BNC-2140 DSA accessory. For more information, please refer to the *BNC-2140 User Manual*. In DIFF mode, one line connects to the positive input of the channel, and the other connects to the negative input of the same channel. You can connect the differential input to SE or DIFF signals, either floating or ground-referenced. However, grounding the negative input from floating sources may improve the measurement quality by removing the common-mode noise.

#### **Input Coupling**

The PCI-4451/4452 has a software-programmable switch that determines whether a capacitor is placed in the signal path. If the switch is set for DC, the capacitor is bypassed and any DC offset present in the source signal is passed to the ADC. If the source has a significant amount of unwanted offset (bias voltage), you must set the switch for AC coupling to place the capacitor in the signal path and take full advantage of the input signal range.

#### Input Polarity and Input Range

The PCI-4451/4452 devices operate in bipolar mode. Bipolar input means that the input voltage range is between  $-V_{\rm ref}/2$  and  $+V_{\rm ref}/2$ . The PCI-4451/4452 has a bipolar input range of 20 V ( $\pm 10$  V) for a gain of 1.0 (0 dB).

You can program the range settings on a per channel basis so that you can configure each input channel uniquely. The software-programmable gain on these devices increases their overall flexibility by matching the input signal ranges to those that the ADC can accommodate. With the proper gain setting, you can use the full resolution of the ADC to measure the input signal. Table 3-1 shows the overall input range and precision according to the input range configuration and gain used.

Linear Gain	near Gain Inp		Precision <sup>1</sup>
0.1	-20 dB	±42.4 V <sup>2</sup>	3.0518 mV <sup>2</sup>
0.316	-10 dB	±31.6 V	965.05 μV
1.0	0 dB	±10.0 V	305.18 μV
3.16	10 dB	±3.16 V	96.505 μV
10	20 dB	±1.00 V	30.518 μV
31.6	30 dB	±0.316 V	9.6505 μV
100	40 dB	±0.100 V	3.0518 μV
316	50 dB	±31.6 mV	965.05 nV
1000	60 dB	±10.0 mV	305.18 nV

**Table 3-1.** Actual Range and Measurement Precision

See Appendix A, Specifications, for absolute maximum ratings.

All data read from the ADC is interpreted as two's complement format. In two's complement mode, digital data values read from the analog input channel are either positive or negative.

#### **Considerations for Selecting Input Ranges**

The input range you select depends on the expected range of the incoming signal. A large input range can accommodate a large signal variation but reduces the voltage resolution. Choosing a smaller input range improves the voltage resolution but can result in the input signal going out of range. For best results, match the input range as closely as possible to the expected range of the input signal.

If the input range is not appropriately chosen, an input signal can be clipped and introduce large errors that are easily identified in the frequency spectrum. The PCI-4451/4452 is equipped with overrange detection circuits in both the analog and digital sections of each input channel. These circuits determine if an input signal has exceeded the selected input voltage. Chapter 6, *Theory of Analog Operation*, provides a more in-depth explanation of how overranges can occur.

<sup>&</sup>lt;sup>1</sup> The value of 1 LSB of the 16-bit ADC; that is, the voltage increment corresponding to a change of one count in the ADC 16-bit count.

 $<sup>^2</sup>$  The actual input range is by design  $\pm 100$  V; however, the device is not tested or certified to operate in this range.



#### Caution

If you exceed the rated input voltages, you can damage the computer and the connected equipment.

## **Analog Output**

The analog output section of the PCI-4451 device is software-configurable. You can select different analog output configurations through application software designed to control the PCI-4451. The following sections describe in detail each of the analog output categories. The PCI-4451 device has two channels of analog output voltage at the I/O connector.

#### **Output Mode**

The PCI-4451 device uses DIFF outputs. You can configure the outputs as an SE channel using the BNC-2140 DSA accessory. For more information, please refer to the *BNC-2140 User Manual*. In DIFF mode, one line connects to the positive input of the channel, and the other connects to the negative input of that same channel. You can connect the differential output to either SE or DIFF loads, either floating or ground-referenced. However, grounding the negative output is recommended when driving floating single-ended loads.

#### **Output Polarity and Output Range**

The PCI-4451 device operates in bipolar mode. Bipolar output means that the output voltage range is between  $-V_{ref}/2$  and  $+V_{ref}/2$ . The PCI-4451 has a bipolar output range of 20 V ( $\pm 10$  V) for an attenuation of 1.0 (0 dB).

You can program the range settings on a per channel basis so that you can configure each output channel uniquely. The software-programmable attenuation on these devices increases their overall flexibility by matching the output signal ranges to the your application. Table 3-2 shows the overall output range and precision according to the attenuation used.

Attenuation Linear	Attenuation dB	Range	Precision <sup>1</sup>
1.0	0 dB	±10.0 V	305.18 μV
10	20 dB	±1.00 V	30.158 μV
100	40 dB	±0.100 V	3.0518 μV
∞	∞ dB	0 V	0 V

**Table 3-2.** Actual Range and Measurement Precision



The device boots in a mode with the outputs disabled AND infinitely  $(\infty)$  attenuated. Although these functions appear similar, they are quite distinct and are implemented to protect your external equipment from startup transients.

When the DACs no longer have data written to them, they automatically retransmit the last data point they received. If you are expecting the data to return to 0 V or any other voltage level, you must append the data to make it do so.

All data written to the DACs are interpreted as two's complement format. In two's complement mode, data values written to the analog output channel are either positive or negative.

### Trigger

In addition to supporting internal software triggering and external digital triggering to initiate a data acquisition sequence, the PCI-4451/4452 also supports analog level triggering. You can configure the trigger circuit to monitor any one of the analog input channels to generate the level trigger. Choosing an input channel as the level trigger channel does not influence the input channel capabilities. The level trigger circuit compares the full 16 bits of the programmed trigger level with the digitized 16-bit sample. The trigger-level range is identical to the analog input voltage range. The trigger-level resolution is the same as the precision for a given input range. Refer to Table 3-1.

The trigger circuit generates an internal digital trigger based on the input signal and the user-defined trigger levels. Any of the timing sections of the DAQ-STC can use this level trigger, including the analog input, analog output, RTSI, and general-purpose counter/timer sections. For example,

<sup>&</sup>lt;sup>1</sup> The value of 1 LSB of the 16-bit DAC; that is, the voltage increment corresponding to a change of one count in the DAC 16-bit count.

See Appendix A, Specifications, for absolute maximum ratings.

you can configure the analog input section to acquire a given number of samples after the analog input signal crosses a specific threshold. As another example, you can configure the analog output section to generate an output waveform whenever the analog input signal crosses a specific threshold.

Due to the nature of delta-sigma converters, the triggering circuits operate on the digital output of the converter. Since the trigger is generated at the output of the converter, triggers can occur only when a sample is actually generated. Placing the triggering circuits on the digital side of the converter does not affect most measurements unless an analog output is generated based on the input trigger. In this case, you must be aware of the inherent delays of the finite impulse response (FIR) filters internal to the delta-sigma converters and you must account for the delays. The delay through the input converter is 42 sample periods, while the delay through the output converter is  $34.6 \pm 0.5$  sample periods.

During repetitive sampling of a waveform, you may observe jitter due to the uncertainty of where a trigger level falls compared to the actual digitized data. Although this trigger jitter is never greater than one sample period, it can seem quite bad when the sample rate is only twice the bandwidth of interest. This jitter has no effect on the processing of the data, and you can decrease this jitter by oversampling.

There are five analog level triggering modes available, as shown in Figures 3-3 through 3-7. You can set **lowValue** and **highValue** independently in the software.

In below-level triggering mode, shown in Figure 3-3, the trigger is generated when the signal value is less than **lowValue**. **HighValue** is unused.




Figure 3-3. Below-Low-Level Triggering Mode

In above-high-level triggering mode, the trigger is generated when the signal value is greater than **highValue**. **LowValue** is unused.




Figure 3-4. Above-High-Level Triggering Mode

In inside-region triggering mode, the trigger is generated when the signal value is between the **lowValue** and the **highValue**.




Figure 3-5. Inside-Region Triggering Mode

In high-hysteresis triggering mode, the trigger is generated when the signal value is greater than **highValue**, with the hysteresis specified by **lowValue**.




Figure 3-6. High-Hysteresis Triggering Mode

In low-hysteresis triggering mode, the trigger is generated when the signal value is less than **lowValue**, with the hysteresis specified by **highValue**.




Figure 3-7. Low-Hysteresis Triggering Mode

You can use digital triggering through the RTSI bus and the external digital 50-pin connector using any one of the eight available programmable function input (PFI) pins. PFI0/TRIG1 (EXT\_TRIG) is the pin dedicated to external digital triggering.

You can trigger the PCI-DSA devices from any other PCI-DSA device or any National Instruments device that has the RTSI bus feature. You can connect the devices through the RTSI bus cable. An external digital trigger can also trigger multiple devices simultaneously by distributing that trigger through the RTSI bus. You can select the polarity of the external digital trigger.

#### **RTSI Triggers**

The seven RTSI trigger lines on the RTSI bus provide a very flexible interconnection scheme for any PCI-4451/4452 device sharing the RTSI bus. These bidirectional lines can drive any of eight timing signals onto the RTSI bus and can receive any of these timing signals. This signal connection scheme is shown in Figure 3-8.




Figure 3-8. RTSI Bus Signal Connection

Refer to the Chapter 4, *Signal Connections* for a description of the signals shown in Figure 3-8.

### Digital I/O

The PCI-4451/4452 devices contain eight lines of digital I/O for general-purpose use through the 50-pin connector. You can individually software-configure each line for either input or output.

The hardware up/down control for general-purpose counters 0 and 1 are connected onboard to DIO6 and DIO7, respectively. Thus, you can use DIO6 and DIO7 to control the general-purpose counters. The up/down control signals are input only and do not affect the operation of the DIO lines.

Note

At system power-on and reset, the hardware sets both the PFI and DIO lines to high impedance. This means that the device circuitry is not actively driving the output either high or low. For example, DIO(0) will be in the high impedance state after power on, and Table 4-4, Digital I/O Signal Summary, shows that there is a 50 k $\Omega$  pull-up resistor. This pull-up resistor sets the DIO(0) pin to a logic high when the output is in a high-impedance state. Take careful consideration of the power-on state of the system to prevent any damage to external equipment.

## **Timing Signal Routing**

The DAQ-STC provides a flexible interface for connecting timing signals to other devices or to external circuitry. Your PCI-4451/4452 device uses the RTSI bus to interconnect timing signals between devices, and uses the PFI pins on the I/O connector to connect the device to external circuitry. These connections enable the PCI-4451/4452 device to both control and be controlled by other devices and circuits.

There are a total of 13 timing signals internal to the DAQ-STC that you can control by an external source. You can also control these timing signals by signals generated internally to the DAQ-STC, and these selections are fully software configurable. Many of these timing signals are also available as outputs on the RTSI pins, as indicated in the RTSI Triggers section earlier in this chapter, and on the PFI pins, as indicated in Chapter 4, Signal Connections.

#### **Programmable Function Inputs**

The 10 PFIs are connected to the signal routing multiplexer for each timing signal, and software can select one of the PFIs as the external source for a given timing signal. It is important to note that you can use any of the PFIs as an input by any of the timing signals and that multiple timing signals can use the same PFI simultaneously. This flexible routing scheme reduces the need to change physical connections to the I/O connector for different applications. You can also individually enable each of the PFI pins to output a specific internal timing signal. For example, if you need the GPCTR0\_SOURCE signal as an output on the I/O connector, software can turn on the output driver for the PFI8/GPCTR0\_SOURCE pin.

🖙 Note

Two of the 10 PFI pins are not available for general-purpose input on the digital connector. You can configure PFI2/CONVERT\* and PFI5/UPDATE\* as outputs only.

#### **Device and RTSI Clocks**

Some PCI-4451/4452 device functions require a frequency timebase to generate the necessary timing signals for controlling general-purpose signals at the 50-pin digital I/O connector. You cannot use these signals for the generating the frequency of sample rates or update rates. Refer to *Selecting Sample/Update Clock Frequency* section for information on sample/update clock generation.

A PCI-4451/4452 device can use either its internal 20 MHz timebase or a timebase received over the RTSI bus. In addition, if you configure the device to use the internal timebase, you can program the device to drive its internal timebase over the RTSI bus to another device that you program to receive this timebase signal. The default configuration at startup is to use the internal timebase without driving the RTSI bus timebase signal. This timebase is software-selectable.

## Selecting Sample/Update Clock Frequency

The two analog input channels of the PCI-4451 and the four inputs of the PCI-4452 are simultaneously sampled at any software-programmable rate from 5.0 kS/s to 204.8 kS/s in 190.7  $\mu$ S/s increments (worst case). The devices use direct digital synthesis (DDS) technology so that you can choose the correct sample rate required for your application. All the input channels acquire data at the same rate. One input channel  $\it cannot$  acquire data at a different rate from another input channel.

The two analog output channels of the PCI-4451 are updated simultaneously at any software programmable rate from 1.25 kS/s to 51.2 kS/s in 47.684  $\mu$ S/s increments (worst case). The input sample rate and output update rate on the PCI-4451 are synchronized and derived from the same DDS clock. The input and output clocks may differ from each other by a factor of 2 (1, 2, 4, 8, ..., 128) while still maintaining their synchronization as long as the lower bounds for update and sample rate are maintained. All the output channels update data at the same rate. One output channel *cannot* update data at a different rate from another output channel.

The DDS clock signal and the synchronization start signal are transmitted to other PCI-DSA devices via the RTSI bus. The PCI-4451/4452 can also receive these signals to synchronize the acquisition or waveform generation with other devices. In a multidevice system, a master device would drive the clock and synchronization signal to other slave or receiving devices.

### **Device Configuration Issues**

Selecting a sample rate that is less than two times the frequency of a band of interest can lead you to believe the board is functioning improperly. By undersampling the signal, you could receive what appears to be a DC signal. This situation is due to the sharp antialiasing filters that remove frequency components above the sampling frequency. If you have a situation where this occurred, simply increase the sample rate until it meets the requirements of the Shannon Sampling Theorem. For more information on the filters and aliasing, refer to Chapter 6, *Theory of Analog Operation*.

Unlike other converter technologies, delta-sigma converters must be run continuously and at a minimum clock rate. To operate within guaranteed specifications, the A/D converters should operate at a minimum sample rate of 5.0 kS/s and the D/A converters should operate at a minimum update rate of 1.25 kS/s. This minimum rate is required to keep the internal circuitry of the converters running within specifications. You are responsible for selecting sample and update rates that fall within the specified limits. Failure to do so could greatly affect the specifications.

# **Signal Connections**

This chapter describes how to make input and output connections to your PCI-4451/4452 device via the analog I/O and digital I/O connectors of the device.

The analog I/O connector for the PCI-4451/4452 connects to the BNC-2140 DSA accessory through the SHC68-C68-A1 shielded cable. You can access the analog I/O of the PCI-4451/4452 using standard BNC connectors on the BNC-2140. You can connect the analog I/O signals to the shielded cable through a single 68-pin connector.

The digital I/O connector for the PCI-4451/4452 has 50 pins that you can connect to generic 68-pin terminal blocks through the SHC50-68 shielded cable. You can connect the digital I/O signals to the shielded cable through a single 50-pin connector.

#### I/O Connectors

Table 4-1 describes the pin assignments for the 68-pin analog I/O connector. Table 4-3 describes the 50-pin digital connector on the PCI-4451/4452 devices. A signal description follows the connector pinouts.



Connections that exceed any of the maximum ratings of input or output signals on the PCI-4451/4452 devices can damage the PCI-4451/4452 device, the computer, and associated accessories. Maximum input ratings for each signal are given in the Protection column of Table 4-2 and 4-4. National Instruments is not liable for any damages resulting from such signal connections.

#### **Analog I/O Connector Signal Descriptions**

Figure 4-1 shows the analog pin connections for the PCI-4451/4452.




Figure 4-1. Analog Pin Connections

Table 4-1. Analog I/O Connector Pin Assignment

Signal Name	Reference	Direction	Description
+ACH<03>	AIGND	Input	+Analog Input Channel 0 through 3—The PCI-4451 uses +ACH<01> and the PCI-4452 uses +ACH<03>.
-ACH<03>	AIGND	Input	-Analog Input Channel 0 through 3—The PCI-4451 uses -ACH<01> and the PCI-4452 uses -ACH<03>.
AIGND	_	_	Analog Input Ground—These pins are the reference point for single-ended measurements in SE configuration and the bias current return point for differential measurements. All three ground references—AIGND, AOGND, and DGND—are connected together on your PCI-4451/4452 device, but each serves a separate purpose.
+DAC0OUT	-DACOOUT	Output	+Analog Output Channel 0—This pin supplies the analog non-inverting output channel 0. This pin is available only on the PCI-4451.
-DAC0OUT	+DAC0OUT	Output	—Analog Output Channel 0—This pin supplies the analog inverting output channel 0. This pin is available only on the PCI-4451.
+DAC1OUT	-DAC1OUT	Output	+Analog Output Channel 1—This pin supplies the analog non-inverting output channel 1. This pin is only available on the PCI-4451.
-DACIOUT	+DAC1OUT	Output	-Analog Output Channel 1—This pin supplies the analog inverting output channel 1. This pin is only available on the PCI-4451.
AOGND		_	Analog Output Ground—The analog output voltages are ultimately referenced to this node. All three ground references—AIGND, AOGND, and DGND—are connected together on your PCI-4451/4452 device, but each serves a separate purpose.
+5 V	DGND	Output	+5 VDC Source—These pins are fused for up to 0.5 A and supply power to the DSA signal conditioning accessories. The fuse is self resetting.
DGND		_	Digital Ground—This pin supplies the reference for the +5 VDC supply. All three ground references—AIGND, AOGND, and DGND—are connected together on your PCI-4451/4452 device, but each serves a separate purpose.

Table 4-2. Analog I/O Signal Summary

Signal Name	Signal Type and Direction	Impedance Input/ Output	Protection (Volts) On/Off	Source (mA at V)	Sink (mA at V)	Rise Time (ns)	Bias
+ACH<03>	AI	1 MΩ in parallel with 50 pF to AIGND	±42.4 V/±42.4 V <sup>†</sup>	1	1	_	±100 pA
-ACH<03>	AI	$\begin{array}{ccc} 1 \ M\Omega & \pm 42.4 \ V/\pm 42.4 \ V \\ \text{in parallel} & \text{with} \\ 50 \ pF \ to \\ AIGND & \end{array}$			1		±100 pA
AIGND	AI	_	_	_		_	_
+DAC0OUT	AO	22 Ω to -DAC0OUT, 4.55 kΩ to AOGND	Short-circuit to -DAC0OUT, ground	16.7 mA at 10 V			_
-DAC0OUT	AO	$22 \Omega$ to +DAC0OUT, $4.55 \text{ k}\Omega$ to AOGND	Short-circuit to +DAC0OUT, ground	16.7 mA at 10 V	1		_
+DAC1OUT	AO 22 Ω to -DAC1OUT, 4.55 kΩ to AOGND		Short-circuit to -DAC1OUT, ground	16.7 mA at 10 V		_	_
-DAC1OUT	AO	$22~\Omega$ to +DAC1OUT, $4.55~k\Omega$ to AOGND	Short-circuit to +DAC1OUT, ground	16.7 mA at 10 V		_	_
AOGND	AO	_		_	_	_	_
DGND	DIO	_	_	_	_		_
+5 V	DO	0.7 Ω	Short-circuit to ground	0.5A	_	_	_

AI = Analog Input  $DIO = Digital\ Input/Output$ 

AO = Analog Output DO = Digital Output

 $<sup>^\</sup>dagger$   $\pm 400$  V/ $\pm 400$  V guaranteed by design, but not tested or certified to operate beyond  $\pm 42.4$  V

#### **Digital I/O Connector Signal Descriptions**

Figure 4-2 shows the digital pin connections for the PCI-4451/4452.




Figure 4-2. Digital Pin Connections

Refer to Appendix B, *Pin Connections*, for the digital pin connections of the 68-pin connector.

Table 4-3. Digital I/O Connector Pin Assignment

Signal Name	Reference	Direction	Description
DIO<07>	DGND	Input or Output	Digital I/O channels 0 through 7—Channels 6 and 7 can control the up/down signal of general-purpose counters 0 and 1, respectively.
DGND	_	_	Digital Ground—This pin supplies the reference for the digital signals at the I/O connector as well as the +5 VDC supply.
+5 V	DGND	Output	+5 VDC Source—These pins are fused for up to 1 A of +5 V supply. The fuse is self-resetting.
RESERVED1	DGND	Output	RESERVED—This pin is reserved. This signal is always high
EXTSTROBE*	DGND	Output	External Strobe—This signal can be toggled under software control to latch signals or trigger events on external devices.
PFI0/TRIG1 (EXT_TRIG)	DGND	Input	TRIG1—As an input, this is a source for the data acquisition trigger.
		Output	As an output, this signal can drive external applications to indicate that a trigger on the device has occurred. TRIG1 is the start acquisition signal.
			In LabVIEW, referred to as AI Start Trigger for both input and output.
PFI1/TRIG2 (PRETRIG)	DGND	Input	PFI1/TRIG2 (PRETRIG)—As an input, this is one of the PFIs.
		Output	As an output, this is the TRIG2 signal. In pretrigger applications, a low-to-high transition indicates the initiation of the posttrigger conversions. TRIG2 is not used in posttrigger applications.
			In LabVIEW, referred to as AI Stop Trigger for both input and output.
CONVERT*	DGND	Output	A high-to-low edge on CONVERT* indicates that an A/D conversion is occurring.
			In LabVIEW, referred to as AI Convert.
PFI3/GPCTR1_SOURCE	DGND	Input	PFI3/Counter 1 Source—As an input, this is one of the PFIs.
		Output	As an output, this is the GPCTR1_SOURCE signal. This signal reflects the actual source connected to the general-purpose counter 1.
PFI4/GPCTR1_GATE	DGND	Input	PFI4/Counter 1 Gate—As an input, this is one of the PFIs.
		Output	As an output, this is the GPCTR1_GATE signal. This signal reflects the actual gate signal connected to the general-purpose counter 1.
UPDATE*	DGND	Output	A high-to-low edge on UPDATE* indicates that a D/A conversion is occurring.
			In LabVIEW, referred to as AO Update.

Table 4-3. Digital I/O Connector Pin Assignment (Continued)

Signal Name	Reference	Direction	Description
GPCTR1_OUT	DGND	Output	General-Purpose Counter 1 Output
PFI6/WFTRIG	DGND	Input	PFI6/Waveform Trigger—As an input, this is one of the PFIs.
		Output	As an output, this is the WFTRIG signal. In timed analog output sequences, a low-to-high transition indicates the initiation of the waveform generation.
			In LabVIEW, referred to as AO Start Trigger for both input and output.
PFI7	DGND	Input	PFI7—This is one of the PFIs.
PFI8/GPCTR0_SOURCE	DGND	Input	PFI8/Counter 0 Source—As an input, this is one of the PFIs.
		Output	As an output, this is the GPCTR0_SOURCE signal. This signal reflects the actual source connected to the general-purpose counter 0.
PFI9/GPCTR0_GATE	DGND	Input	PFI9/Counter 0 Gate—As an input, this is one of the PFIs.
		Output	As an output, this is the GPCTR0_GATE signal. This signal reflects the actual gate signal connected to the general-purpose counter 0.
GPCTR0_OUT	DGND	Output	General-Purpose Counter 0 Output
FREQ_OUT	DGND	Output	Frequency Output—This output is from the frequency generator output.

Table 4-4. Digital I/O Signal Summary

Signal Name	Signal Type and Direction	Impedance Input/ Output	Protection (Volts) On/Off	Source (mA at V)	Sink (mA at V)	Rise Time (ns)	Bias
DGND	DIO	_	_	_	_	_	_
+5 V	DIO	0.15 Ω	Short-circuit to ground	1A	_	_	_
DIO<07>	DIO	_	Vcc +0.5	13 at (Vcc -0.4)	24 at 0.4	1.1	50 kΩ pu
RESERVED1	DO	_	_	_	_	_	50 kΩ pu
EXTSTROBE*	DO	_	_	3.5 at (Vcc -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI0/TRIG1 (EXT_TRIG)	DIO	_	Vcc +0.5	3.5 at (Vcc -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI1/TRIG2 (PRETRIG)	DIO	_	Vcc +0.5	3.5 at (Vcc -0.4)	5 at 0.4	1.5	50 kΩ pu
CONVERT*	DO	_	_	3.5 at (Vcc -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI3/GPCTR1_SOURCE	DIO	_	Vcc +0.5	3.5 at (Vcc -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI4/GPCTR1_GATE	DIO	_	Vcc +0.5	3.5 at (Vcc -0.4)	5 at 0.4	1.5	50 kΩ pu
GPCTR1_OUT	DO	_	_	3.5 at (Vcc -0.4)	5 at 0.4	1.5	50 kΩ pu
UPDATE*	DO	_	_	3.5 at (Vcc -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI6/WFTRIG	DIO	_	Vcc +0.5	3.5 at (Vcc -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI7	DI	_	Vcc +0.5	_	_	_	50 kΩ pu
PFI8/GPCTR0_SOURCE	DIO	_	Vcc +0.5	3.5 at (Vcc -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI9/GPCTR0_GATE	DIO	_	Vcc +0.5	3.5 at (Vcc -0.4)	5 at 0.4	1.5	50 kΩ pu
GPCTR0_OUT	DO	_	_	3.5 at (Vcc -0.4)	5 at 0.4	1.5	50 kΩ pu
FREQ_OUT	DO	_	_	3.5 at (Vcc -0.4)	5 at 0.4	1.5	50 kΩ pu
DIO = Digital Input/Output DO = Digital Output Note: The tolerance on the 5	0 kQ mullum ar	pu = pullup DI = Digital I	-	ge. Actual value	may range he	tween 17	and 100 kO

PCI-4451/4452 User Manual

### **Analog Input Signal Connections**

The analog input signals for the PCI-4451/4452 devices are +ACH<0...3>, -ACH<0...3>, and AIGND. The  $\pm ACH<0...1>$  signals are tied to the two analog input channels of your PCI-4451, and  $\pm ACH<0...3>$  are tied to the four analog input channels of your PCI-4452 device.

<u>∕!</u> C

Caution

Exceeding the differential and common-mode input ranges distorts your input signals.

AIGND is an analog input common signal that connects directly to the ground system on the PCI-4451/4452 devices. You can use this signal for a general analog ground tie point to your PCI-4451/4452 device if necessary, but connecting AIGND to other earth-connected grounds is not recommended. AIGND is not directly available if you are using a BNC-2140 accessory.

Figure 4-3 shows a diagram of your PCI-4451/4452 device analog input stage.




Figure 4-3. Analog Input Stage

The analog input stage applies gain and common-mode voltage rejection and presents high input impedance to the analog input signals connected to your PCI-4451/4452 device. Signals are routed directly to the positive and negative inputs of the analog input stage on the device. The analog input stage converts two input signals to a signal that is the difference between the two input signals multiplied by the gain setting of the amplifier. The

amplifier output voltage is referenced to the ground for the device. Your PCI-4451/4452 device A/D converter (ADC) measures this output voltage when it performs A/D conversions.

Connection of analog input signals to your PCI-4451/4452 device depends on the configuration of the input signal sources. For most signals, you use a DIFF configuration and simply connect the signal to +ACHx (where x is the PCI-4451/4452 channel) and the signal ground (or signal minus, as appropriate) to -ACHx. However, if a signal has a high output impedance (greater than 1 k $\Omega$ ) and is floating, you may find it useful to use an SE configuration and tether the signal minus to AIGND to reduce common-mode interference. You can make the DIFF and SE connections through the BNC-2140 accessory.

# **Types of Signal Sources**

When configuring the input channels and making signal connections, first determine whether the signal sources are floating or ground-referenced. The following sections describe these two types of signals.

### **Floating Signal Sources**

A floating signal source does not connect in any way to the building ground system but instead has an isolated ground-reference point. Some examples of floating signal sources are outputs of transformers, thermocouples, battery-powered devices, optical isolator outputs, and isolation amplifiers. An instrument or device that has an isolated output is a floating signal source.

### **Ground-Referenced Signal Sources**

A ground-referenced signal source connects in some way to the building system ground and is, therefore, already connected to a common ground point with respect to the PCI-4451/4452 device, assuming that you plug the computer into the same power system. Nonisolated outputs of instruments and devices that plug into the building power system fall into this category.

The difference in ground potential between two instruments connected to the same building power system is typically between 1 and 100 mV but can be much higher if power distribution circuits are not properly connected. For this reason, National Instruments does not recommend connecting AIGND to the source signal ground system, since the difference between the grounds can induce currents in the PCI-4451/4452 ground system.

### **Analog Output Signal Connections**

The analog output signals for the PCI-4451 device are +DAC0OUT, -DAC0OUT, +DAC1OUT, -DAC1OUT, and AOGND. +DAC0OUT and -DAC0OUT are the plus and minus voltage output signals for analog output channel 0. +DAC1OUT and -DAC1OUT are the plus and minus voltage output signal, for analog output channel 1.

AOGND is a ground-reference signal for both analog output channels. It is connected directly to the ground system on the PCI-4451 device. You can use this signal for a general analog ground tie point to your PCI-4451 device if necessary, but connecting AOGND to other earth-connected grounds is not recommended. AOGND is not directly available if you are using the BNC-2140 accessory.

The PCI-4451 has two analog output channels, either of which is illustrated in Figure 4-4.




Figure 4-4. Analog Output Channel Block Diagram

The analog output stage is differential and balanced. Each output signal consists of a plus connection, a minus connection, and a ground (AOGND) connection. The actual output signal is the *difference* between the plus and minus connections. The pair is *balanced*, meaning that, if the impedances from each of the pair to AOGND is the same (or infinite), then the voltage at the plus and minus terminals are equal but opposite, so that their difference is the desired signal and their sum (or average) is zero. If impedances from each of the pair to AOGND is not the same, the connection is unbalanced, but the difference between the plus and minus

terminals is still equal to the desired signal. If the minus side is grounded, the plus voltage is equal to the signal. Conversely, if the plus side is grounded, the minus voltage is equal to the negative of the signal. In all cases, the difference is equal to the signal.

Connection of analog output signals from your PCI-4451 device depends on the configuration of the devices receiving the signals. For most signals, you use a DIFF configuration and simply connect +DACxOUT (where x is the PCI-4451 channel) to the signal and -DACxOUT to the signal ground (or signal minus, as appropriate). When driving some floating devices, however, you may sometimes find it helpful to use the SE configuration and connect the floating ground system of the device to AOGND to reduce common-mode noise coupled from an interfering source to the device. You can make DIFF and SE connections through the BNC-2140 accessory.

# **Analog Power Connections**

Two pins on the analog I/O connector supply +5 V from the computer power supply via a self-resetting fuse. The fuse will reset automatically within a few seconds after the overcurrent condition is removed. These pins are referenced to DGND and you can use them to power external analog accessories like the BNC-2140.

• Power rating +4.65 to +5.25 VDC at 0.5 A



Do not under any circumstances connect these +5 V power pins directly to analog ground, digital ground, or to any other voltage source on the PCI-4451/4452 device or any other device. Doing so can damage the PCI-4451/4452 device and the computer. National Instruments is not liable for damages resulting from such a connection.

# **Digital I/O Signal Connections**

The digital I/O signals are DIO<0..7> and DGND. DIO<0..7> are the signals making up the DIO port. DGND is the ground-reference signal for the DIO port. You can program all lines individually to be inputs or outputs.

LED DIO<4..7>
DIO<4..7>
Switch DIO<0..3>

Figure 4-5 shows signal connections for three typical digital I/O applications.

Figure 4-5. Digital I/O Connections

Figure 4-5 shows DIO<0..3> configured for digital input and DIO<4..7> configured for digital output. Digital input applications include receiving TTL signals and sensing external device states such as the state of the switch shown in Figure 4-5. Digital output applications include sending TTL signals and driving external devices such as the LED shown in Figure 4-5.

# **Digital Power Connections**

Four pins on the digital I/O connector supply +5 V from the computer power supply via a self-resetting fuse. The fuse will reset automatically within a few seconds after the overcurrent condition is removed. These pins are referenced to DGND and you can use them to power external digital circuitry.

Power rating

+4.65 to +5.25 VDC at 1 A



Do not under any circumstances connect these +5 V power pins directly to analog ground, digital ground, or to any other voltage source on the PCI-4451/4452 device or any other device. Doing so can damage the PCI-4451/4452 device and the computer. National Instruments is not liable for damages resulting from such a connection.

# **Timing Connections**

All external control over the timing of your PCI-4451/4452 device is routed through the 10 programmable function inputs labeled PFI0 through PFI9 (excluding PFI2 and PFI5). These signals are explained in detail in the next section, *Programmable Function Input Connections*. Most of these PFIs are bidirectional. As outputs they are not programmable and reflect the state of acquisition, waveform generation, and general-purpose timing signals. As inputs, the PFI signals are programmable and can control any acquisition, waveform generation, and general-purpose timing signals.

The acquisition signals are explained in the *Acquisition Timing Connections* section later in this chapter. The waveform generation signals are explained in the *Waveform Generation Timing Connections* section later in this chapter. The general-purpose timing signals are explained in the *General-Purpose Timing Signal Connections* section later in this chapter.

All digital timing connections are referenced to DGND.

#### **Programmable Function Input Connections**

You can individually enable each of the PFI pins to output a specific internal timing signal. For example, if you need the GPCTR1\_SOURCE signal as an output on the I/O connector, software can turn on the output driver for the PFI3/GPCTR1\_SOURCE pin.



Caution

Be careful not to drive a PFI signal externally when it is configured as an output.

As an input, you can individually configure each PFI for edge or level detection and for polarity selection as well. You can use the polarity selection for any of the timing signals, but the edge or level detection depends upon the particular timing signal being controlled. The detection requirements for each timing signal are listed within the section that discusses that individual signal.

In edge-detection mode, the minimum pulse width required is 10 ns. This applies for both rising-edge and falling-edge polarity settings. There is no maximum pulse-width requirement in edge-detect mode.

In level-detection mode, there are no minimum or maximum pulse-width requirements imposed by the PFIs themselves, but there can be limits imposed by the particular timing signal being controlled. These requirements are listed later in this chapter.

### **Acquisition Timing Connections**

The acquisition timing signals are PFI0/TRIG1, PFI1/TRIG2, CONVERT\*, and EXTSTROBE\*.

Posttriggered data acquisition allows you to view only data that is acquired after a trigger event is received. A typical posttriggered acquisition sequence is shown in Figure 4-6.




Figure 4-6. Typical Posttriggered Acquisition

Pretriggered data acquisition allows you to view data that is acquired before the trigger of interest in addition to data acquired after the trigger. Figure 4-7 shows a typical pretriggered acquisition sequence. The description for each signal shown in these figures is included later in this chapter.




Figure 4-7. Typical Pretriggered AcquisitionPFI1

#### PFIO/TRIG1 (EXT\_TRIG) Signal

Any PFI pin can externally input the PFI0/TRIG1 (EXT\_TRIG) signal, which is available as an output on the PFI0/TRIG1 (EXT\_TRIG) pin.

Refer to Figures 4-6 and 4-7 for the relationship of PFI0/TRIG1 to the acquisition sequence.

As an input, the PFI0/TRIG1 signal is configured in the edge-detection mode. You can select any PFI pin as the source for PFI0/TRIG1 and configure the polarity selection for either rising or falling edge. The selected edge of the PFI0/TRIG1 signal starts the data acquisition sequence for both posttriggered and pretriggered acquisitions. The PCI-4451/4452 supports analog level triggering on the PFI0/TRIG1 pin. See Chapter 3, *Hardware Overview*, for more information on analog level triggering.

As an output, the PFI0/TRIG1 signal reflects the action that initiates an acquisition sequence. This is true even if the acquisition is externally triggered by another PFI signal. The output is an active high pulse with a pulse width of 50 to 100 ns. This output is set to tri-state at startup.

The device also uses the PFI0/TRIG1 signal to initiate pretriggered acquisition operations. In most pretriggered applications, the PFI0/TRIG1 signal is generated by a software trigger. Refer to the PFI1/TRIG2 signal description for a complete description of the use of PFI0/TRIG1 and PFI1/TRIG2 in a pretriggered acquisition operation.

### PFI1/TRIG2 (PRETRIG) Signal

Any PFI pin can externally input the PFI/1TRIG2 (PRETRIG) signal, which is available as an output on the PFI1/TRIG2 (PRETRIG) pin.

Refer to Figure 4-7 for the relationship of PFI1/TRIG2 to the acquisition sequence.

As an input, the PFI1/TRIG2 signal is configured in edge-detection mode. You can select any PFI pin as the source for PFI1/TRIG2 and configure the polarity selection for either rising or falling edge. The selected edge of the PFI1/TRIG2 signal initiates the posttriggered phase of a pretriggered acquisition sequence. In pretriggered mode, the PFI0/TRIG1 signal initiates the data acquisition. The scan counter indicates the minimum number of scans before PFI1/TRIG2 is recognized. After the scan counter decrements to zero, it is loaded with the number of posttrigger scans to acquire while the acquisition continues. The device ignores the PFI1/TRIG2 signal if it is asserted prior to the scan counter decrementing to zero. After the selected edge of PFI1/TRIG2 is received, the device acquires a fixed number of scans and the acquisition stops. After PFI1/TRIG2 is received, any additional PFI1/TRIG2 signals are ignored until the acquisition is restarted. This mode acquires data both before and after receiving PFI1/TRIG2.

As an output, the PFI1/TRIG2 signal reflects the posttrigger in a pretriggered acquisition sequence. This is true even if the acquisition is externally triggered by another PFI signal. The PFI1/TRIG2 signal is not used in posttriggered data acquisition. The output is an active high pulse with a pulse width of 50 to 100 ns. This output is set to tri-state at startup.

#### **CONVERT\* Signal**

The CONVERT\* signal is only available as an output on the CONVERT\* pin. The CONVERT\* signal reflects the end of delta-sigma conversion on the ADC. The output is an active-low pulse with a pulse width of 70 to 100 ns. This output is set to tri-state at startup.

### **EXTSTROBE\* Signal**

EXTSTROBE\* is an output-only signal that generates either a single pulse or a sequence of eight pulses in the hardware-strobe mode. An external device can use this signal to latch signals or to trigger events. In single-pulse mode, software controls the level of the EXTSTROBE\* signal. A 10  $\mu$ s and a 1.2  $\mu$ s clock is available for generating a sequence of eight pulses in hardware-strobe mode. Figure 4-8 shows the timing for hardware-strobe mode EXTSTROBE\* signal.




Figure 4-8. EXTSTROBE\* Signal Timing

#### **Waveform Generation Timing Connections**

The waveform generation timing signals are WFTRIG and UPDATE\*.

### WFTRIG Signal

Any PFI pin can externally input the WFTRIG signal, which is available as an output on the PFI6/WFTRIG pin.

As an input, the WFTRIG signal is configured in the edge-detection mode. You can select any PFI pin as the source for WFTRIG and configure the polarity selection for either rising or falling edge. The selected edge of the WFTRIG signal starts the waveform generation for the DACs.

As an output, the WFTRIG signal reflects the trigger that initiates waveform generation. This is true even if the waveform generation is externally triggered by another PFI signal. The output is an active high pulse with a pulse width of 50 to 100 ns. This output is set to tri-state at startup.

### **UPDATE\*** Signal

The UPDATE\* signal is only available as an output on the UPDATE\* pin. The UPDATE\* signal reflects the end of a delta-sigma conversion on the DACs. The output is an active-low pulse with a pulse width of 70 to 100 ns. This output is set to tri-state at startup.

#### **General-Purpose Timing Signal Connections**

The general-purpose timing signals are GPCTR0\_SOURCE, GPCTR0\_GATE, GPCTR0\_OUT, GPCTR0\_UP\_DOWN, GPCTR1\_SOURCE, GPCTR1\_GATE, GPCTR1\_OUT, GPCTR1\_UP\_DOWN, and FREQ\_OUT.

### **GPCTRO\_SOURCE** Signal

Any PFI pin can externally input the GPCTR0\_SOURCE signal, which is available as an output on the PFI8/GPCTR0\_SOURCE pin.

As an input, the GPCTR0\_SOURCE signal is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR0\_SOURCE and configure the polarity selection for either rising or falling edge.

As an output, the GPCTR0\_SOURCE signal reflects the actual clock connected to general-purpose counter 0. This is true even if another PFI signal is externally inputting the source clock. This output is set to tri-state at startup.

Figure 4-9 shows the timing requirements for the GPCTR0\_SOURCE signal.




Figure 4-9. GPCTR0\_SOURCE Signal Timing

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

The 20 MHz or 100 kHz timebase normally generates the GPCTR0\_SOURCE signal unless you select some external source.

### **GPCTRO\_GATE Signal**

Any PFI pin can externally input the GPCTR0\_GATE signal, which is available as an output on the PFI9/GPCTR0\_GATE pin.

As an input, the GPCTR0\_GATE signal is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR0\_GATE and configure the polarity selection for either rising or falling edge. You can use the gate signal in a variety of different applications to perform actions such as starting and stopping the counter, generating interrupts, saving the counter contents, and so on.

As an output, the GPCTR0\_GATE signal reflects the actual gate signal connected to general-purpose counter 0. This is true even if the gate is being externally generated by another PFI signal. This output is set to tri-state at startup.

### **GPCTRO\_OUT Signal**

This signal is available only as an output on the GPCTR0\_OUT pin. The GPCTR0\_OUT signal reflects the terminal count (TC) of general-purpose counter 0. You have two software-selectable output options—pulse on TC and toggle output polarity on TC. The output polarity is software selectable for both options. This output is set to tri-state at startup. Figure 4-10 shows the timing of the GPCTR0\_OUT signal.




Figure 4-10. GPCTR0\_OUT Signal Timing

#### **GPCTRO UP DOWN Signal**

This signal can be externally input on the DIO6 pin and is not available as an output on the I/O connector. The general-purpose counter 0 will count down when this pin is at a logic low and count up when it is at a logic high. You can disable this input so that software can control the up-down functionality and leave the DIO6 pin free for general use.

### **GPCTR1\_SOURCE Signal**

Any PFI pin can externally input the GPCTR1\_SOURCE signal, which is available as an output on the PFI3/GPCTR1\_SOURCE pin.

As an input, the GPCTR1\_SOURCE signal is configured in edge-detection mode. You can select any PFI pin as the source for GPCTR1\_SOURCE and configure the polarity selection for either rising or falling edge.

As an output, the GPCTR1\_SOURCE monitors the actual clock connected to general-purpose counter 1. This is true even if the source clock is externally generated by another PFI signal. This output is set to tri-state at startup.

Figure 4-11 shows the timing requirements for the GPCTR1\_SOURCE signal.




Figure 4-11. GPCTR1\_SOURCE Signal Timing

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

The 20 MHz or 100 kHz timebase normally generates the GPCTR1\_SOURCE unless you select some external source.

#### **GPCTR1\_GATE Signal**

Any PFI pin can externally input the GPCTR1\_GATE signal, which is available as an output on the PFI4/GPCTR1\_GATE pin.

As an input, the GPCTR1\_GATE signal is configured in edge-detection mode. You can select any PFI pin as the source for GPCTR1\_GATE and configure the polarity selection for either rising or falling edge. You can use the gate signal in a variety of different applications to perform such actions as starting and stopping the counter, generating interrupts, saving the counter contents, and so on.

As an output, the GPCTR1\_GATE signal monitors the actual gate signal connected to general-purpose counter 1. This is true even if the gate is externally generated by another PFI signal. This output is set to tri-state at startup.

### **GPCTR1\_OUT Signal**

This signal is available only as an output on the GPCTR1\_OUT pin. The GPCTR1\_OUT signal monitors the TC device general-purpose counter 1. You have two software-selectable output options—pulse on TC and toggle output polarity on TC. The output polarity is software selectable for both options. This output is set to tri-state at startup. Figure 4-12 shows the timing requirements for the GPCTR1\_OUT signal.




Figure 4-12. GPCTR1\_OUT Signal Timing

#### GPCTR1\_UP\_DOWN Signal

This signal can be externally input on the DIO7 pin and is not available as an output on the I/O connector. General-purpose counter 1 counts down when this pin is at a logic low and counts up at a logic high. This input can be disabled so that software can control the up-down functionality and leave the DIO7 pin free for general use. Figure 4-13 shows the timing requirements for the GATE and SOURCE input signals and the timing specifications for the OUT output signals of your PCI-4451/4452 device.




Figure 4-13. GPCTR Timing Summary

The GATE and OUT signal transitions shown in Figure 4-13 are referenced to the rising edge of the SOURCE signal. This timing diagram assumes that you programmed the counters to count rising edges. The same timing diagram, but with the source signal inverted and referenced to the falling edge of the source signal, would apply when you programmed the counter to count falling edges.

The GATE input timing parameters are referenced to the signal at the SOURCE input or to one of the internally generated signals on your PCI-4451/4452 device. Figure 4-13 shows the GATE signal referenced to the rising edge of a source signal. The gate must be valid (either high or low) for at least 10 ns before the rising or falling edge of a source signal for the gate to take effect at that source edge, as shown by  $t_{\rm gsu}$  and  $t_{\rm gh}$  in Figure 4-13. The gate signal is not required to be held after the active edge of the source signal.

If you use an internal timebase clock, the gate signal cannot be synchronized with the clock. In this case, gates applied close to a source edge take effect either on that source edge or on the next one. This arrangement results in an uncertainty of one source clock period with respect to unsynchronized gating sources.

The OUT output timing parameters are referenced to the signal at the SOURCE input or to one of the internally generated clock signals on the PCI-4451/4452 devices. Figure 4-13 shows the OUT signal referenced to the rising edge of a source signal. Any OUT signal state changes occur within 80 ns after the rising or falling edge of the source signal.

#### FREQ\_OUT Signal

This signal is available only as an output on the FREQ\_OUT pin. The PCI-4451/4452 device frequency generator outputs the FREQ\_OUT pin. The frequency generator is a 4-bit counter that can divide its input clock by the numbers 1 through 16. The input clock of the frequency generator is software-selectable from the internal 10 MHz and 100 kHz timebases. The output polarity is software selectable. This output is set to tri-state at startup.

# **Field Wiring Considerations**

Environmental noise can seriously influence the accuracy of measurements made with your PCI-4451/4452 device if you do not take proper care when running signal wires between signal sources and the device. The following recommendations apply mainly to analog input signal routing to the device, although they also apply to signal routing in general.

Minimize noise pickup and maximize measurement accuracy by taking the following precautions:

- Use differential analog input connections to reject common-mode noise.
- Use individually shielded, twisted-pair wires to connect analog input signals to the device. With this type of wire, the signals attached to the +ACHx and -ACHx inputs are twisted together and then covered with a shield. You then connect this shield only at one point to the signal source ground. This kind of connection is required for signals traveling through areas with large magnetic fields or high electromagnetic interference.
- Route signals to the device carefully. Keep cabling away from noise sources. The most common noise source in a PCI data acquisition system is the video monitor. Separate the monitor from the analog signals as much as possible.

The following recommendations apply for all signal connections to digital signal routing from your PCI-4451/4452 device:

- The digital output signal integrity is greatly influenced by the length of the cable being driven. Minimize cable lengths and use schmitt-trigger devices to deglitch signals. Further conditioning may be required to create a clean signal.
- Always try to couple a ground with a signal to minimize noise pickup and radiation.

The following recommendations apply for all signal connections to your PCI-4451/4452 device:

- Separate PCI-4451/4452 device signal lines from high-current or high-voltage lines. These lines can induce currents in or voltages on the PCI-4451/4452 device signal lines if they run in parallel paths at a close distance. To reduce the magnetic coupling between lines, separate them by a reasonable distance if they run in parallel, or run the lines at right angles to each other.
- Do not run signal lines through conduits that also contain power lines.
- Protect signal lines from magnetic fields caused by electric motors, welding equipment, breakers, or transformers by running them through special metal conduits.

For more information, refer to the application note, *Field Wiring and Noise Consideration for Analog Signals*, available from National Instruments.

# **Calibration**

This chapter discusses the calibration procedures for your PCI-4451/4452 device. Your PCI-4451/4452 is shipped with a calibration certificate. The traceability information is stored in National Instruments corporate databases and is not actually shown on your certificate. The certificate contains a unique tracking number linking your device to the database. You can get a detailed calibration report from National Instruments for an additional charge.

If you are using the NI-DAQ device driver, that software includes calibration functions for performing all of the steps in the calibration process. Calibration refers to the process of minimizing measurement and output voltage errors by making small circuit adjustments. On the PCI-4451/4452 devices, these adjustments take the form of writing values to onboard calibration DACs (CalDACs). Some form of device calibration is required for all but the most forgiving applications. If you do not calibrate your device, your signals and measurements could have very large offset and gain errors. The four levels of calibration available are described in this chapter. The first level is the fastest, easiest, and least accurate, whereas the last level is the slowest, most difficult, and most accurate.

# **Loading Calibration Constants**

Your PCI-4451/4452 device is factory calibrated before shipment at approximately 25° C to the levels indicated in Appendix A, *Specifications*. The associated calibration constants—the values that were written to the CalDACs to achieve calibration in the factory—are stored in the onboard nonvolatile memory (EEPROM). Because the CalDACs have no memory capability, they do not retain calibration information when the device is unpowered. Loading calibration constants refers to the process of loading the CalDACs with the values stored in the EEPROM. NI-DAQ software determines when this is necessary and does it automatically.

The EEPROM contains a user-modifiable calibration area in addition to the permanent factory calibration area. This means that you can load the CalDACs with values either from the original factory calibration or from a calibration that you subsequently performed. This method of calibration is

not very accurate because it does not take into account the fact that the device measurement and output voltage errors can vary with time and temperature. It is better to self-calibrate when you install the device in your environment.

### **Self-Calibration**

Your PCI-4451/4452 device can measure and correct for almost all of its calibration-related errors without any external signal connections. Your National Instruments software provides a self-calibration method. This self-calibration process, which generally takes less than a minute, is the preferred method of assuring accuracy in your application. Initiate self-calibration to minimize the effects of any offset and gain drifts, particularly those due to warmup.

Your PCI-4451/4452 device has an onboard calibration reference to ensure the accuracy of self-calibration. Its specifications are listed in Appendix A, *Specifications*. The reference voltage is measured at the factory and stored in the EEPROM for subsequent self-calibrations.

Immediately after self-calibration, the only significant residual calibration error could be gain error due to time or temperature drift of the onboard voltage reference. This error is addressed by external calibration, which is discussed in the following section, *External Calibration*. If you are interested primarily in relative measurements, you can ignore a small amount of gain error, and self-calibration should be sufficient.

If you calibrate your PCI-4451/4452 device while it is connected to a BNC-2140 accessory, set each input channel to SE and connect each channel + terminal to a channel - terminal through a BNC shunt. You can also calibrate your PCI-4451/4452 device by removing the external cable connected to the BNC-2140 accessory.

### **External Calibration**

The onboard calibration reference voltage is stable enough for most applications, but if you are using your device at an extreme temperature or if the onboard reference has not been measured for a year or more, you may wish to externally calibrate your device.

An external calibration refers to calibrating your device with a known external reference rather than relying on the onboard reference. Redetermining the value of the onboard reference is part of this process and

Chapter 5

you can save the results in the EEPROM, so you should not have to perform an external calibration very often. You can externally calibrate your device by calling the NI-DAQ calibration function. To externally calibrate your device, be sure to use a very accurate external DC reference. The reference should be several times more accurate than the device itself. For example, to calibrate the PCI-4451/4452, the external reference should have a DC accuracy better than  $\pm 115$  ppm ( $\pm 0.001$  dB).

### **Traceable Recalibration**

Traceable recalibration is divided into three different areas—factory, on-site and third party. Devices typically require this type of recalibration every year.

If you require factory recalibration, send your PCI-4451/4452 back to National Instruments. The device will be sent back to you with a new calibration certificate. A detailed report may be requested for an additional fee. Please check with National Instruments for additional information such as cost and delivery times.

If your company has a metrology laboratory, you can recalibrate the PCI-4451/4452 at your location (on-site). You can also send out your PCI-4451/4452 for recalibration by a third party. Please contact National Instruments for approved third-party calibration service providers.

# **Theory of Analog Operation**

This chapter contains a functional overview and explains the operation of each analog functional unit making up the PCI-4451/4452.

### **Functional Overview**

See Figure 3-2, *Analog Function Block Diagram*, for a general block diagram of the PCI-4451/4452 analog functions.

# **Analog Input Circuitry**

The PCI-4451 has two identical analog input channels. The PCI-4452 has four identical analog input channels. An analog input channel is illustrated in Figure 4-3, *Analog Input Stage*.

These input channels have 16-bit resolution and are simultaneously sampled at software-programmable rates from 5 to 204.8 kS/s in 190.7  $\mu$ S/s increments. This flexibility in sample rates makes the device well suited for a wide variety of applications, including audio and vibration analysis.

The differential analog inputs have AC/DC coupling. You can use a programmable gain amplifier stage on the inputs to select gains from -20 to 60 dB in 10 dB steps. The input stage has differential connections, allowing quiet measurement of either single-ended or differential signals.

The analog inputs have both analog and real-time digital filters implemented in hardware to prevent aliasing. Input signals first pass through lowpass analog filters to attenuate signals with frequency components beyond the range of the ADCs. Then digital antialiasing filters automatically adjust their cutoff frequency to remove frequency components above half the programmed sampling rate. Because of this advanced analog input design, you do not have to add any filters to prevent aliasing. These filters do cause a delay of 42 conversion periods between the input analog data and the digitized data.

The 90 dB dynamic range of the PCI-4451/4452 devices is the result of low noise and distortion and makes possible high-accuracy measurements. The devices have excellent amplitude flatness of  $\pm 0.1$  dB, and have a maximum total harmonic distortion (THD) specification of -92 dB at 1 kHz and a worst case THD of -80 dB at higher frequencies.

State-of-the-art, 128-times oversampling, delta-sigma modulating ADCs achieve the low noise and low distortion of the PCI-4451/4452. Because these ADCs sample at 128 times the specified sampling rate with 1-bit resolution, they produce nearly perfect linearity. Extremely flat, linear-phase, lowpass digital filters then remove the quantization noise from outside the band of interest, divide the sample rate by 128, and increase the resolution to 16 bits. Using the delta-sigma modulating ADCs, the PCI-4451/4452 are immune to the DNL distortion associated with conventional data acquisition devices.

### **Input Coupling**

The PCI-4451/4452 has a software programmable switch to individually configure each input channel for AC or DC coupling. If the switch is set for DC, the capacitor is bypassed, and any DC offset present in the source signal being used passes to the ADC. The DC configuration is preferred because it places one less component in the signal path and thus has higher fidelity. The DC configuration is recommended if the signal source has only small amounts of offset voltage (less than  $\pm 100$  mV), or if the DC content of the acquired signal is important.

If the source has a significant amount of unwanted offset (or bias voltage), you must set the switch for AC coupling to take full advantage of the input signal range. Using AC coupling results in a drop in the low-frequency response of the analog input. The –3 dB cutoff frequency is approximately 3.4 Hz, but the –0.01 dB cutoff frequency, for instance, is considerably higher at approximately 70.5 Hz. The input coupling switch can connect the input circuitry to ground instead of to the signal source. This connection is usually made during offset calibration, which is described in Chapter 5, *Calibration*.

#### **Calibration**

The PCI-4451/4452 analog inputs have calibration adjustments. Onboard calibration DACs remove the offset and gain errors for each channel. For complete calibration instructions, refer to Chapter 5, *Calibration*.

### **Antialias Filtering**

A sampling system (such as an ADC) can represent signals of only limited bandwidth. Specifically, a sampling rate of  $F_s$  can only represent signals with a maximum frequency of  $F_s/2$ . This maximum frequency is known as the *Nyquist frequency*. If a signal is input to the sampling system with frequency components that exceed the Nyquist frequency, the sampler cannot distinguish these parts of the signal from some signals with frequency components less than the Nyquist frequency.

For example, suppose a sampler (such as an ADC) is sampling at 1,000 S/s. If a 400 Hz sine wave is input, then the resulting samples accurately represent a 400 Hz sine wave. However, if a 600 Hz sine wave is input, the resulting samples again appear to represent a 400 Hz sine wave because this signal exceeds the Nyquist frequency (500 Hz) by 100 Hz. In fact, any sine wave with a frequency greater than 500 Hz that is input is represented incorrectly as a signal between 0 and 500 Hz. The apparent frequency of this sine wave is the absolute value of the difference between the frequency of the input signal and the closest integer multiple of 1,000 Hz (the sampling rate). Therefore, if a 2,325 Hz sine wave is input, its apparent frequency is:

$$2,325 - (2)(1,000) = 325 \text{ Hz}.$$

If a 3,975 Hz sine wave is input, its apparent frequency is:

$$(4)(1,000) - 3,975 = 25$$
 Hz.

The process by which the sampler modulates these higher frequency signals back into the 0 to 500 Hz baseband is called *aliasing*.

If the signal in the previous example is not a sine wave, the signal can have many components (harmonics) that lie above the Nyquist frequency. If present, these harmonics are erroneously aliased back into the baseband and added to the parts of the signal that are sampled accurately, producing a distorted sampled data set. Input to the sampler only those signals that can be accurately represented. All frequency components of such signals lie below the Nyquist frequency. To make sure that only those signals go into the sampler, a lowpass filter is applied to signals before they reach the sampler. The PCI-4451/4452 has complete antialiasing filters.

The PCI-4451/4452 includes two stages of antialias filtering in each input channel lowpass filter. This filter has a cutoff frequency of about 4 MHz and a rejection of greater than 40 dB at 20 MHz. Because its cutoff frequency is significantly higher than the data sample rate, the analog filter

has an extremely flat frequency response in the bandwidth of interest, and it has very little phase error.

The analog filter precedes the analog sampler, which operates at 128 times the selected sample rate (26.2144 MS/s in the case of a 204.8 kS/s sample rate) and is actually a 1-bit ADC. The 1-bit, 128-times oversampled data that the analog sampler produces is passed on to a digital antialiasing filter that is built into the ADC chip. This filter also has extremely flat frequency response and no phase error, but its roll-off near the cutoff frequency (about 0.493 times the sample rate) is extremely sharp, and the rejection above 0.536 times the sample rate is greater than 85 dB. The output stage of the digital filter resamples the higher frequency data stream at the output data rate, producing 16-bit digital samples.

With the PCI-4451/4452 filters, you have the complete antialiasing protection needed to sample signals accurately. The digital filter in each channel passes only those signal components with frequencies that lie below the Nyquist frequency or within one Nyquist bandwidth of multiples of 128 times the sample rate. The analog filter in each channel rejects possible aliases (mostly noise) from signals that lie near these multiples. Figures 6-1 and 6-2 show the frequency response of the PCI-4451/4452 input circuitry.




Figure 6-1. Input Frequency Response




Figure 6-2. Input Frequency Response Near the Cutoff

Because the ADC samples at 128 times the data rate, frequency components above 64 times the data rate can alias. The digital filter rejects most of the frequency range over which aliasing can occur. However, the filter can do nothing about components that lie close to 128 times the data rate, 256 times the data rate, and so on, because it cannot distinguish these components from components in the baseband (0 Hz to the Nyquist frequency). If, for instance, the sample rate is 200 kS/s and a signal component lies within 100 kHz of 25.6 MHz (128 × 200 kHz), this signal is aliased into the passband region of the digital filter and is not attenuated. The purpose of the analog filter is to remove these higher frequency components near multiples of the oversampling rate before they get to the sampler and the digital filter.

While the frequency response of the digital filter scales in proportion to the sample rate, the frequency response of the analog filter remains fixed. The response of the filter is optimized to produce good high-frequency alias rejection while having a flat in-band frequency response. Because this filter is third order, its roll-off is rather slow. This means that, although the filter has good alias rejection for high sample rates, it does not reject as well at lower sample rates. The alias rejection near 128 times the sample rate

versus sample rate is illustrated in Figure 6-3. For frequencies not near multiples of the oversample rate, the rejection is better than 85 dB.




Figure 6-3. Alias Rejection at the Oversample Rate

There is a form of aliasing that no filter can prevent. When a waveform exceeds the voltage range of the ADC, it is said to be *clipped* or *overranged*. When clipping occurs, the ADC assumes the closest value in its digital range to the actual value of the signal, which is always either –32,768 or +32,767. Clipping nearly always results in an abrupt change in the slope of the signal and causes the corrupted digital data to have high-frequency energy. This energy is spread throughout the frequency spectrum, and because the clipping happens *after* the antialiasing filters, the energy is aliased back into the baseband. The remedy for this problem is simple: do not allow the signal to exceed the nominal input range. Figure 6-4 shows the spectra of 10.5 V<sub>rms</sub> and 10.0 V<sub>rms</sub>, 3.0 kHz sine waves digitized at 48 kS/s. The signal-to-THD plus noise ratio is 35 dB for the clipped waveform and 92 dB for the properly ranged waveform. Notice that aliases of all the harmonics due to clipping appear in Figure 6-4.




Figure 6-4. Comparison of a Clipped Signal to a Proper Signal

An overrange can occur on the analog signal as well as on the digitized signal. Furthermore, an analog overrange can occur independently from a digital overrange and vice-versa. For example, a piezoelectric accelerometer may have a resonant frequency that, when stimulated, can produce an overrange in the analog signal, but because the delta-sigma technology of the ADC uses very sharp antialiasing filters, the overrange is not passed into the digitized signal. Conversely, a sharp transient on the analog input may not overrange, but due to the step response of those same delta-sigma antialiasing filters, the digitized data may be clipped.

#### The ADC

The PCI-4451/4452 ADCs use a method of A/D conversion known as delta-sigma modulation. If the data rate is 204.8 kS/s, each ADC actually samples its input signal at 26.2144 MS/s (128 times the data rate) and produces 1-bit samples that are applied to the digital filter. This filter then expands the data to 16 bits, rejects signal components greater than 102.4 kHz (the Nyquist frequency), and resamples the data at the more conventional rate of 204.8 kS/s.

Although a 1-bit quantizer introduces a large amount of quantization error to the signal, the 1-bit, 26 MS/s from the ADC carry all the information used to produce 16-bit samples at 204.8 kS/s. The delta-sigma ADC achieves this conversion from high speed to high resolution by adding a large amount of random noise to the signal so that the resulting quantization noise, although large, is restricted to frequencies above 102.4 kHz. This noise is not correlated with the input signal and is almost completely rejected by the digital filter.

The resulting output of the filter is a band-limited signal with a dynamic range of over 90 dB. One of the advantages of a delta-sigma ADC is that it uses a 1-bit DAC as an internal reference, whereas most 16-bit ADCs use 16-bit resistor-network DACs or capacitor-network DACs. As a result, the delta-sigma ADC is free from the kind of differential nonlinearity (DNL) that is inherent in most high-resolution ADCs. This lack of DNL is especially beneficial when the ADC is converting low-level signals, in which noise and distortion are directly affected by converter DNL.

#### Noise

The PCI-4451/4452 analog inputs typically have a dynamic range of more than 90 dB. The dynamic range of a circuit is the ratio of the magnitudes of the largest signal the circuit can carry and the residual noise in the absence of a signal. In a 16-bit system, the largest signal is taken to be a full-scale sine wave that peaks at the codes +32,767 and -32,768. Such a sine wave has an rms magnitude of 32,768/1.414 = 23,170.475 least significant bits (LSBs).

A grounded channel of the PCI-4451/4452 has a noise level of about 0.65 LSB rms (this amount fluctuates). The ratio of 23,170.475 / 0.65 is about 35647, or 91.0 dB—the dynamic range. Several factors can degrade the noise performance of the inputs.

First, noise can be picked up from nearby electronics. The PCI-4451/4452 works best when it is kept as far away as possible from other plug-in devices, power supplies, disk drives, and computer monitors. Cabling is also critical. Make sure to use well-shielded coaxial or balanced cables for all connections, and route the cables away from sources of interference such as computer monitors, switching power supplies, and fluorescent lights.

Finally, choose the sample rate carefully. Take advantage of the antialias filtering that removes signals beyond the band of interest. Computer monitor noise, for example, typically occurs at frequencies between 15 and 50 kHz. If the signal of interest is restricted to below 10 kHz, for example, the antialias filters reject the monitor noise outside the frequency band of interest. The frequency response inside the band of interest is not influenced if the sample rate were between roughly 21.6 and 28 kS/s.

# **Analog Output Circuitry**

The PCI-4451 has two analog output channels, either of which is illustrated in Figure 4-4, *Analog Output Channel Block Diagram*.

A common application for the analog output is to stimulate a system under test while measuring the response with the analog inputs. The input and output sample clocks are synchronized and derived from the same DDS clock. The input and output clocks can differ from each other by a factor of 2 (1, 2, 4, 8, ... 128) while still maintaining their synchronization. Output conversions occur simultaneously at software-programmable rates from 1.25 to 51.2 kS/s, in increments of 47.684  $\mu$ S/s.

The analog output circuitry uses eight-times oversampling interpolators with 64-times oversampling delta-sigma modulators to generate high-quality signals. The output channel has a range up to  $\pm 10~V$  (7.07  $V_{rms}$ ) and can be driven as SE or DIFF. The analog output also has an attenuation stage so you can choose attenuation of 0, -20, or -40~dB.

Because of the delta-sigma modulating DAC, the device is immune to DNL distortion. The analog output stage generates signals with extremely low noise and low distortion. Because the device has a 93 dB dynamic range, it is possible to generate low-noise waveforms. The device also has excellent amplitude flatness of  $\pm 0.2$  dB within the frequency range of DC to 23 kHz and has a total harmonic distortion (THD) of -95 dB at 1 kHz. With these specifications, you are assured of the quality and integrity of the output signals generated.

### **Anti-Image Filtering**

A sampled signal repeats itself throughout the frequency spectrum. These repetitions begin above one-half the sample rate  $(F_g)$  and, at least in theory, continue up through the spectrum to infinity, as shown in Figure 6-5a. Because the sample data actually represents only the frequency components below one-half the sample rate (the baseband), it is desirable to filter out all these extra images of the signal. The PCI-4451 accomplishes this filtering in two stages.

First, the data is digitally resampled at eight times the original sample rate. Then, a linear-phase digital filter removes almost all energy above one-half the original sample rate and sends the data at the eight-times rate to the DAC, as shown in Figure 6-5b. Some further (inherent) filtering occurs at the DAC because the data is digitally sampled and held at eight times the sample rate. This filtering has a sin x/x response, yielding nulls at multiples

of eight times the sample rate, as shown in Figure 6-5c. Still, images remain and they must be filtered out. Each output channel of the PCI-4451 has discrete-time (switched-capacitor) and continuous-time analog filters that remove the high-frequency images, as shown in Figure 6-5d.




Figure 6-5. Signal Spectra in the DAC

#### The DAC

The 64-times oversampling delta-sigma DACs on the PCI-4451 work in the same way as delta-sigma ADCs, only in reverse. The digital data *first* passes through a digital lowpass filter and *then* goes to the delta-sigma modulator.

In the ADC the delta-sigma modulator is analog circuitry that converts high-resolution *analog* signals to high-rate, 1-bit digital data, whereas in the DAC the delta-sigma modulator is digital circuitry that converts high-resolution *digital* data to high-rate, 1-bit digital data. As in the ADC, the modulator frequency-shapes the quantization noise so that almost all of its energy is above the signal frequency (refer to *The ADC*, earlier in this chapter).

The digital 1-bit data is then sent directly to a simple 1-bit DAC. This DAC can have only one of two analog values, and therefore is inherently perfectly linear. The output of the DAC, however, has a large amount of quantization noise at higher frequencies, and, as described in the section, *Anti-Image Filtering*, some images still remain near multiples of eight times the sample rate.

Two analog filters eliminate the quantization noise and the images. The first is a fifth-order, switched-capacitor filter in which the cutoff frequency scales with the sample frequency and is approximately 0.52 times the sample frequency. This filter has a four-pole Butterworth response and an extra pole at about 1.04 times the sample frequency.

The second filter is a continuous-time, second-order Butterworth filter in which the cutoff frequency (at 80 kHz) does not scale with the sample frequency. This filter mainly removes high-frequency images from the 64-times oversampled switched-capacitor filter. These filters cause a delay between the input digital data and the output analog data of  $34.6 \pm 0.5$  sample periods.

#### Calibration

The PCI-4451 analog outputs have calibration adjustments. Onboard calibration DACs remove the offset and gain errors for each channel. For complete calibration instructions, refer to Chapter 5, *Calibration*.

#### **Mute Feature**

The two-channel DAC chip on the PCI-4451 goes into *mute* mode if the chip receives at least 4,096 consecutive zero values on both channels at once. In mute mode, the outputs clamp to ground and the noise floor drops from about 92 dB below full-scale to about 120 dB below full-scale. Upon receiving any nonzero data, the DAC instantly reverts to normal mode. Mute mode is designed to quiet the background noise to extremely low levels when no waveforms are being generated. Mute mode has a slightly different offset from the normal offset when zeros are being sent. As a result, the DAC has one offset for the first 4,096 zero samples and another offset in mute mode for as long as zeros are sent. This difference is usually less than 1 mV.



# **Specifications**

This appendix lists the specifications of the PCI-4451/4452. These specifications are typical at 25° C unless otherwise noted. The system must be allowed to warm-up for 15 minutes to achieve the rated accuracy.

S Not

Be sure to keep the cover on your computer to maintain forced air cooling.

### **Analog Input**

#### **Channel Characteristics**

Number of channels	. 2 (PCI-4451) or 4 (PCI-4452), simultaneously sampled
Input configuration	true differential
Resolution	. 16 bits
Type of ADC	Delta-sigma, 128-times oversampling
Sample rates	. 5 kS/s to 204.8 kS/s in increments of 190.735 $\mu$ S/s
Frequency accuracy	. ±100 ppm
Input signal ranges	. software-selectable

Gain				
Linear	Log	Full-Scale Range (Peak)		
0.1	-20 dB	±42.4 V		
0.316	−10 dB	±31.6 V		
1	0 dB	±10.0		
3.16	+10 dB	±3.16 V		
10	+20 dB	±1.00 V		

Gain		
Linear	Log	Full-Scale Range (Peak)
31.6	+30 dB	±0.316 V
100	+40 dB	±0.100 V
316	+50 dB	±0.0316 V
1000	+60 dB	±0.0100 V

FIFO buffer size.....512 samples

Data transfers ......DMA, programmed I/O, interrupt

### **Transfer Characteristics**

INL (relative accuracy).....±2 LSB

DNL .....±0.5 LSB typ, ±1 LSB max, no missing codes

Offset (residual DC)

Gain	Max Offset
-20 dB	±30 mV
−10 dB	±10 mV
0 dB	±3 mV
+10 dB	±1 mV
+20 dB	±300 μV
+30, +40, +50, +60 dB	±100 μV

Gain (amplitude accuracy).....±0.1 dB,  $f_{in}$  = 1 kHz

# **Amplifier Characteristics**

Input impedance	.1 M $\Omega$ in parallel with 50 pF (+ and – each to AIGND)
Frequency response	
Gain	
0, +10, +20, +30, +40 dB	.±0.1 dB, 0 to 95 kHz, 204.8 kS/s, DC coupling
-20, -10, +50, +60 dB	.±1 dB, 0 to 95 kHz, ±0.1 dB, 0 to 20 kHz
-3 dB bandwidth	$0.493 f_s$
Input coupling	. AC or DC, software-selectable
AC –3 dB cutoff frequency	. 3.4 Hz
Common-mode range	
Gain ≥0 dB	both + and – should remain within $\pm 12 \text{ V}$ of AIGND
Gain < 0 dB	both $+$ and $-$ should remain within $\pm 42.4~V$ of AIGND
Overvoltage protection	. ±42.4 V, powered on or off (±400 V guaranteed by design, but not tested or certified to operate beyond ±42.4 V)
Inputs protected	. ACH0, ACH1, ACH2, ACH3
Common mode rejection ratio	
$(f_{in} < 1 \text{ kHz})$	
	60 dB, Gain < 0 dB




Figure A-1. Idle Channel Noise (Typical)

Input noise spectral density .......8 nV/ $\sqrt{\text{Hz}}$  (achievable only at Gain = +50 dB or +60 dB)

### **Dynamic Characteristics**

Alias-free bandwidth	DC to $0.464 f_s$
Alias rejection	80 dB, $0.536 f_s < f_{in} < 63.464 f_s$
Spurious-free dynamic range	95 dB
THD	$80 \mathrm{dB}; -90 \mathrm{dB} \mathrm{for} f_{in} < 20 \mathrm{kHz} \mathrm{or}$ signal $< 1 \mathrm{V}_{\mathrm{rms}}$
IMD	100 dB (CCIF 14 kHz + 15 kHz)
Crosstalk (channel separation)	100 dB, DC to 100 kHz

Phase linearity	$.\pm 1^{\circ}$ , Gain $\ge 0$ dB, $\pm 2^{\circ}$ , Gain $< 0$ dB
Interchannel phase	.±1°, Gain ≥ 0 dB, ±2°, Gain < 0 dB (same configuration all input channels)
Interchannel gain mismatch	.±0.1dB, for all gains (same configuration for all input channels)
Signal delay	. 42 sample periods, any sample rate (time from when signal enters analog input to when digital data is available)

### **Onboard Calibration Reference**

DC level	. 5.000 V ±2.5 mV
Temperature coefficient	. ±5 ppm/° C max
Long-term stability	$\pm 15 \text{ ppm} / \sqrt{1,000 \text{ h}}$

# **Analog Output**

♦ PCI-4451 only

### **Channel Characteristics**

Number of channels	2 simultaneously updated
Output configuration	balanced differential
Resolution	. 16 bits
Type of DAC	Delta-sigma, 64-times oversampling
Sample rates	. 1.25 to 51.2 kS/s in increments of 47.684 $\mu$ S/s
Frequency accuracy	. ±100 ppm

#### Output signal range, software-selectable

Attenuation		
Linear	Log	Full-scale Range
1	0 dB	±10.0 V
10	20 dB	±1.00 V
100	40 dB	±0.100 V

FIFO buffer size.....512 samples

Data transfers .......DMA, programmed I/O, Interrupt

### **Transfer Characteristics**

Offset (residual DC) .....±5 mV max, any gain

Gain (amplitude accuracy)..... $\pm 0.1 \text{ dB}, f_{out} = 1 \text{ kHz}$ 

### **Voltage Output Characteristics**

Frequency response ......±0.2 dB, 0 to 23 kHz, 51.2 kS/s

-3 dB bandwidth......0.492  $f_s$ 

Output coupling ......DC

Short-circuit protection......yes (+ and – may be shorted together indefinitely)

Outputs protected.....±DAC0OUT, ±DAC1OUT

Idle channel noise ......91 dB  $f_s$ , DC to 23 kHz measurement bandwidth

# **Dynamic Characteristics**

Image-free bandwidth	DC to $0.450 f_s$
Image rejection	90 dB, $0.550 f_s < f_{out} < 63.450 f_s$
Spurious-free dynamic range	90 dB, DC to 100 kHz
THD	$-80 \text{ dB}$ ; $-90 \text{ dB for } f_{out} < 5 \text{ kHz}$ or signal $< 1 \text{ V}_{rms}$
IMD	-90 dB (CCIF 14 kHz + 15 kHz)
Crosstalk (channel separation)	-80 dB, DC to 23 kHz
Phase linearity	±1°
Interchannel phase(same configuration both output channels)	±1°
Interchannel gain mismatch (same configuration both output channels)	±0.1 dB, for all attenuations
Signal delay	$34.6 \pm 0.5$ sample periods, any sample rate (time from when digital data is expressed to when analog signal appears at output terminals)

# Digital I/O

Number of channels	8 input/output
Compatibility	TTL/CMOS

### Digital logic levels

Level	Min	Max
Input low voltage	0.0 V	0.8 V
Input high voltage	2.0 V	5.0 V
Input low current $(V_{in} = 0 V)$	_	-320 μΑ
Input high current $(V_{in} = 5 V)$	_	10 μΑ
Output low voltage (I <sub>OL</sub> = 24 mA)	_	0.4 V
Output high voltage (I <sub>OH</sub> = 13 mA)	4.35 V	_

# Timing I/O

Number of channels2 up/down counter/timers, 1 frequency scaler
Resolution
Counter/timers24 bits
Frequency scaler4 bits
CompatibilityTTL/CMOS
Base clocks available
Counter/timers20 MHz, 100 kHz
Frequency scaler10 MHz, 100 kHz
Base clock accuracy±0.01%
Max source frequency20 MHz
Min source pulse duration10 ns, edge-detect mode
Min gate pulse duration10 ns, edge-detect mode
Data transfersDMA, interrupts, programmed I/O

DMA modes	Scatter	gather
-----------	---------	--------

### **Triggers**

### **Analog Trigger**

Source

PCI-4451 ..... ACH<0..1>
PCI-4452 ..... ACH<0..3>

Level..... ± full-scale

Hysteresis ...... Programmable

### **Digital Trigger**

Compatibility ......TTL

Pulse width...... 10 ns min

### **Bus Interface**

Type ...... PCI Master/Slave

### **Power Requirement**

-12 V, unused +3.3 V, unused

	Available power(analog I/O connector)	+4.65 to +5.25 VDC at 0.5 A
	Available power(digital I/O connector)	+4.65 to +5.25 VDC at 1.0 A
Physical		
	Dimensions (not including connectors).	10.65 by 31.19 by 1.84 cm (4.19 by 12.28 by 0.73 in.)
	Digital I/O connector	50-pin VHDIC female type
	Analog I/O connector	68-pin VHDIC female type
Environment		
	Operating temperature	0° C to +40° C
	Storage temperature range	–25° C to +85° C
	Relative humidity	10% to 95%, no condensation
Calibration		
	Calibration interval	1 year

# **Pin Connections**

This appendix describes the pin connections on the optional 68-pin digital accessories for the PCI-4451 and PCI-4452 devices.

FREQ_OUT	1	35	DGND
PFI9/GPCTR0_GATE	2	36	DGND
GPCTR0_OUT	3	37	DGND
PFI8/GPCTR0_SOURCE	4	38	DGND
UPDATE*	5	39	DGND
PFI6/WFTRIG	6	40	DGND
PFI7	7	41	DGND
PFI4/GPCTR1_GATE	8	42	DGND
GPCTR1_OUT	9	43	DGND
PFI3/GPCTR1_SOURCE	10	44	DGND
PFI0/TRIG1 (EXT_TRIG)	11	45	DGND
PFI1/TRIG2 (PRETRIG)	12	46	DGND
CONVERT*	13	47	DGND
RESERVED1	14	48	DGND
DIO(7)	15	49	DGND
DIO(6)	16	50	DGND
DIO(5)	17	51	DGND
DIO(4)	18	52	DGND
DIO(3)	19	53	DGND
EXTSTROBE*	20	54	DGND
DIO(2)	21	55	DGND
DIO(1)	22	56	DGND
DIO(0)	23	57	DGND
+5 V	24	58	+5 V
N/C	25	59	DGND
N/C	26	60	DGND
N/C	27	61	DGND
N/C	28	62	DGND
N/C	29	63	DGND
N/C	30	64	DGND
N/C	31	65	DGND
N/C	32	66	DGND
N/C	33	67	DGND
N/C	34	68	DGND

Figure B-1. 68-Pin Digital Connector for any Digital Accessory



# **Customer Communication**

For your convenience, this appendix contains forms to help you gather the information necessary to help us solve your technical problems and a form you can use to comment on the product documentation. When you contact us, we need the information on the Technical Support Form and the configuration form, if your manual contains one, about your system configuration to answer your questions as quickly as possible.

National Instruments has technical assistance through electronic, fax, and telephone systems to quickly provide the information you need. Our electronic services include a bulletin board service, an FTP site, a fax-on-demand system, and e-mail support. If you have a hardware or software problem, first try the electronic support systems. If the information available on these systems does not answer your questions, we offer fax and telephone support through our technical support centers, which are staffed by applications engineers.

#### **Electronic Services**

### **Bulletin Board Support**

National Instruments has BBS and FTP sites dedicated for 24-hour support with a collection of files and documents to answer most common customer questions. From these sites, you can also download the latest instrument drivers, updates, and example programs. For recorded instructions on how to use the bulletin board and FTP services and for BBS automated information, call 512 795 6990. You can access these services at:

United States: 512 794 5422

Up to 14,400 baud, 8 data bits, 1 stop bit, no parity

United Kingdom: 01635 551422

Up to 9,600 baud, 8 data bits, 1 stop bit, no parity

France: 01 48 65 15 59

Up to 9,600 baud, 8 data bits, 1 stop bit, no parity

### **FTP Support**

To access our FTP site, log on to our Internet host, ftp.natinst.com, as anonymous and use your Internet address, such as joesmith@anywhere.com, as your password. The support files and documents are located in the /support directories.

### **Fax-on-Demand Support**

Fax-on-Demand is a 24-hour information retrieval system containing a library of documents on a wide range of technical information. You can access Fax-on-Demand from a touch-tone telephone at 512 418 1111.

### E-Mail Support (Currently USA Only)

You can submit technical support questions to the applications engineering team through e-mail at the Internet address listed below. Remember to include your name, address, and phone number so we can contact you with solutions and suggestions.

support@natinst.com

### **Telephone and Fax Support**

National Instruments has branch offices all over the world. Use the list below to find the technical support number for your country. If there is no National Instruments office in your country, contact the source from which you purchased your software to obtain support.

Country	Telephone	Fax
Australia	03 9879 5166	03 9879 6277
Austria	0662 45 79 90 0	0662 45 79 90 19
Belgium	02 757 00 20	02 757 03 11
Brazil	011 288 3336	011 288 8528
Canada (Ontario)	905 785 0085	905 785 0086
Canada (Québec)	514 694 8521	514 694 4399
Denmark	45 76 26 00	45 76 26 02
Finland	09 725 725 11	09 725 725 55
France	01 48 14 24 24	01 48 14 24 14
Germany	089 741 31 30	089 714 60 35
Hong Kong	2645 3186	2686 8505
Israel	03 6120092	03 6120095
Italy	02 413091	02 41309215
Japan	03 5472 2970	03 5472 2977
Korea	02 596 7456	02 596 7455
Mexico	5 520 2635	5 520 3282
Netherlands	0348 433466	0348 430673
Norway	32 84 84 00	32 84 86 00
Singapore	2265886	2265887
Spain	91 640 0085	91 640 0533
Sweden	08 730 49 70	08 730 43 70
Switzerland	056 200 51 51	056 200 51 55
Taiwan	02 377 1200	02 737 4644
United Kingdom	01635 523545	01635 523154
United States	512 795 8248	512 794 5678

### **Technical Support Form**

Photocopy this form and update it each time you make changes to your software or hardware, and use the completed copy of this form as a reference for your current configuration. Completing this form accurately before contacting National Instruments for technical support helps our applications engineers answer your questions more efficiently.

If you are using any National Instruments hardware or software products related to this problem, include the configuration forms from their user manuals. Include additional pages if necessary. Company Fax ( \_\_\_ ) \_\_\_\_\_Phone ( \_\_\_ ) \_\_\_\_\_ Computer brand Model Processor Operating system (include version number) Clock speed \_\_\_\_\_MHz RAM \_\_\_\_MB Display adapter \_\_\_\_\_ Mouse \_\_\_yes \_\_\_no Other adapters installed \_\_\_\_\_ Hard disk capacity \_\_\_\_\_MB Brand\_\_\_\_ Instruments used \_\_\_\_\_ National Instruments hardware product model Revision Configuration \_\_\_\_\_ National Instruments software product \_\_\_\_\_\_ Version \_\_\_\_\_ Configuration \_\_\_\_\_ The problem is: List any error messages: The following steps reproduce the problem:

# PCI-4451/4452 Hardware and Software Configuration Form

Record the settings and revisions of your hardware and software on the line to the right of each item. Complete a new copy of this form each time you revise your software or hardware configuration, and use this form as a reference for your current configuration. Completing this form accurately before contacting National Instruments for technical support helps our applications engineers answer your questions more efficiently.

### **National Instruments Products**

PC1-4451/4452 device
PCI-4451/4452 device serial number
Base memory address of the PCI-4451/4452 device
Programming choice and version (NI-DAQ, LabVIEW, or other)
Other boards in system
Base I/O address of other boards
DMA channels of other boards
Interrupt level of other boards
Other Products
Computer make and model
Microprocessor
Clock frequency or speed
Type of video board installed
Operating system version
Operating system mode
Programming language
Programming language version
Other boards in system
Base I/O address of other boards
DMA channels of other boards
Interrupt level of other boards

### **Documentation Comment Form**

Austin, Texas 78730-5039

PCI-4451/4452 User Manual.

Title:

National Instruments encourages you to comment on the documentation supplied with our products. This information helps us provide quality products to meet your needs.

**Edition Date: April** 1998 Part Number: 321891A-01 Please comment on the completeness, clarity, and organization of the manual. If you find errors in the manual, please record the page numbers and describe the errors. Thank you for your help. Name \_\_\_\_\_ Title \_\_\_\_\_ Company \_\_\_\_\_ Address \_\_\_\_\_ E-Mail Address \_\_\_\_\_ Phone ( \_\_\_ ) \_\_\_\_\_ Fax ( \_\_\_ ) \_\_\_\_\_ **Mail to:** Technical Publications Fax to: **Technical Publications** National Instruments Corporation National Instruments Corporation 512 794 5678 6504 Bridge Point Parkway

# **Glossary**

Prefix	Meanings	Value
p-	pico	10-12
n-	nano-	10-9
μ-	micro-	10-6
m-	milli-	10-3
k-	kilo-	103
M-	mega-	106
G-	giga-	109
t-	tera-	1012

### **Numbers/Symbols**

° degree

 $\Omega$  ohm

% percent

+ positive of, or plus

- negative of, or minus

/ per

A

A amperes

AC alternating current

AC coupled allowing the transmission of AC signals while blocking DC signals

A/D analog-to-digital

ADC analog-to-digital converter—an electronic device, often an integrated

circuit, that converts an analog voltage to a digital number

ADC resolution the size of the discrete steps in the ADC's input-to-output transfer function;

therefore, the smallest voltage difference an ADC can discriminate with a

single measurement

AI Convert LabVIEW name for CONVERT\*. See CONVERT\*

AI Start Trigger LabVIEW name for TRIG1. See TRIG1

AI Stop Trigger LabVIEW name for TRIG2. SeeTRIG2

alias a false lower frequency component that appears in sampled data acquired

at too low a sampling rate

amplification a type of signal conditioning that improves accuracy in the resulting

digitized signal and reduces noise

amplitude flatness a measure of how close to constant the gain of a circuit remains over a range

of frequencies

AO Start Trigger LabVIEW name for WFTRIG. See WFTRIG

AO Update LabVIEW name for UPDATE\*. See UPDATE\*

ASIC Application-Specific Integrated Circuit—a proprietary semiconductor

component designed and manufactured to perform a set of specific

functions for a specific customer

asynchronous (1) hardware—a property of an event that occurs at an arbitrary time,

without synchronization to a reference clock (2) software—a property of a function that begins an operation and returns prior to the completion or

termination of the operation

attenuate to decrease the amplitude of a signal

attenuation ratio the factor by which a signal's amplitude is decreased

В

b bit—one binary digit, either 0 or 1

B byte—eight related bits of data, an eight-bit binary number. Also used to

denote the amount of memory required to store one byte of data

bandwidth the range of frequencies present in a signal, or the range of frequencies to

which a measuring device can respond

base address a memory address that serves as the starting address for programmable

registers. All other addresses are located by adding to the base address.

binary a number system with a base of 2

bipolar a signal range that includes both positive and negative values (for example,

-5 V to +5 V)

BNC a type of coaxial signal connector

buffer temporary storage for acquired or generated data (software)

burst-mode a high-speed data transfer in which the address of the data is sent followed

by back-to-back data words while a physical signal is asserted

bus the group of conductors that interconnect individual circuitry in a computer.

Typically, a bus is the expansion vehicle to which I/O or other devices are

connected. Examples of PC buses are the ISA and PCI bus.

bus master a type of a plug-in board or controller with the ability to read and write

devices on the computer bus

C

C Celsius

CalDAC calibration DAC

channel pin or wire lead to which you apply or from which you read the analog or

digital signal. Analog signals can be single-ended or differential. For digital signals, you group channels to form ports. Ports usually consist of either

four or eight digital channels.

circuit trigger a condition for starting or stopping clocks

clip clipping occurs when an input signal exceeds the input range of the

amplifier

clock hardware component that controls timing for reading from or writing to

groups

CMOS complementary metal-oxide semiconductor

CMRR common-mode rejection ratio—a measure of an instrument's ability to

reject interference from a common-mode signal, usually expressed in

decibels (dB)

code width the smallest detectable change in an input voltage of a DAQ device

common-mode range the input range over which a circuit can handle a common-mode signal

common-mode signal the mathematical average voltage, relative to the computer's ground, of the

signals from a differential input

common-mode voltage any voltage present at the instrumentation amplifier inputs with respect to

amplifier ground

compensation range the range of a parameter for which compensating adjustment can be made

conditional retrieval a method of triggering in which you simulate an analog trigger using

software. Also called software triggering.

conversion device device that transforms a signal from one form to another. For example,

analog-to-digital converters (ADCs) for analog input, digital-to-analog converters (DACs) for analog output, digital input or output ports, and

counter/timers are conversion devices.

conversion time the time required, in an analog input or output system, from the moment a

channel is interrogated (such as with a read instruction) to the moment that

accurate data is available

CONVERT\* convert signal

counter/timer a circuit that counts external pulses or clock pulses (timing)

coupling the manner in which a signal is connected from one location to another

crosstalk an unwanted signal on one channel due to an input on a different channel

current drive capability the amount of current a digital or analog output channel is capable of

sourcing or sinking while still operating within voltage range specifications

current sinking the ability of a DAQ board to dissipate current for analog or digital output

signals

current sourcing the ability of a DAQ board to supply current for analog or digital output

signals

D

D/A digital-to-analog

DAC digital-to-analog converter—an electronic device, often an integrated

circuit, that converts a digital number into a corresponding analog voltage

or current

daisy-chain a method of propagating signals along a bus, in which the devices are

prioritized on the basis of their position on the bus

DAQ data acquisition—(1) collecting and measuring electrical signals from

sensors, transducers, and test probes or fixtures and inputting them to a computer for processing; (2) collecting and measuring the same kinds of electrical signals with A/D and/or DIO boards plugged into a computer, and possibly generating control signals with D/A and/or DIO boards in the

same computer

dB decibel—the unit for expressing a logarithmic measure of the ratio of two

signal levels:  $dB=20\log_{10}(V_1/V_2)$ , for signals in volts

DC direct current

DC coupled allowing the transmission of both AC and DC signals

default setting a default parameter value recorded in the driver. In many cases, the default

input of a control is a certain value (often 0) that means use the current default setting. For example, the default input for a parameter may be do not change current setting, and the default setting may be no AMUX-64T boards. If you do change the value of such a parameter, the new value becomes the new setting. You can set default settings for some parameters in the configuration utility or manually using switches located on the

device.

delta-sigma modulating

ADC

a high-accuracy circuit that samples at a higher rate and lower resolution than is needed and (by means of feedback loops) pushes the quantization noise above the frequency range of interest. This out-of-band noise is

typically removed by digital filters.

device a plug-in data acquisition board, card, or pad that can contain multiple

channels and conversion devices. Plug-in boards, PCMCIA cards, and devices such as the DAQPad-1200, which connects to your computer parallel port, are all examples of DAQ devices. SCXI modules are distinct from devices, with the exception of the SCXI-1200, which is a hybrid.

DIFF differential mode

differential input an analog input consisting of two terminals, both of which are isolated from

computer ground, whose difference is measured

differential measurement

system

a way you can configure your device to read signals, in which you do not need to connect either input to a fixed reference, such as the earth or a

building ground

digital port See port.

digital trigger a TTL level signal having two discrete levels—a high and a low level

DIO digital input/output

DMA direct memory access—a method by which data can be transferred to/from

computer memory from/to a device or memory on the bus while the processor does something else. DMA is the fastest method of transferring

data to/from computer memory.

DNL differential nonlinearity—a measure in least significant bit of the

worst-case deviation of code widths from their ideal value of 1 LSB

down counter performing frequency division on an internal signal

drivers software that controls a specific hardware device such as a DAQ board or

a GPIB interface board

dynamic range the ratio of the largest signal level a circuit can handle to the smallest signal

level it can handle (usually taken to be the noise level), normally expressed

in decibels

Ε

EEPROM electrically erasable programmable read-only memory—ROM that can be

erased with an electrical signal and reprogrammed

EMC electromechanical compliance

encoder a device that converts linear or rotary displacement into digital or pulse

signals. The most popular type of encoder is the optical encoder, which uses

a rotating disk with alternating opaque areas, a light source, and a

photodetector.

EPROM erasable programmable read-only memory—ROM that can be erased

(usually by ultraviolet light exposure) and reprogrammed

event the condition or state of an analog or digital signal

expansion ROM an onboard EEPROM that may contain device-specific initialization and

system boot functionality

external trigger a voltage pulse from an external source that triggers an event such as A/D

conversion

EXTSTROBE\* external strobe signal

F

false triggering triggering that occurs at an unintended time

FIFO first-in first-out memory buffer—the first data stored is the first data sent to

the acceptor. FIFOs are often used on DAQ devices to temporarily store incoming or outgoing data until that data can be retrieved or output. For example, an analog input FIFO stores the results of A/D conversions until the data can be retrieved into system memory, a process that requires the servicing of interrupts and often the programming of the DMA controller. This process can take several milliseconds in some cases. During this time, data accumulates in the FIFO for future retrieval. With a larger FIFO, longer latencies can be tolerated. In the case of analog output, a FIFO permits faster update rates, because the waveform data can be stored on the FIFO ahead of time. This again reduces the effect of latencies associated with getting the data from system memory to the DAQ device.

filtering a type of signal conditioning that allows you to attenuate unwanted portions

of the signal you are trying to measure

FIR finite impulse response—a non recursive digital filter with linear phase

flash ADC an ADC whose output code is determined in a single step by a bank of

comparators and encoding logic

floating signal sources signal sources with voltage signals that are not connected to an absolute

reference or system ground. Also called nonreferenced signal sources. Some common example of floating signal sources are batteries,

transformers, or thermocouples.

FREQ\_OUT frequency signal

ft feet

### G

gain the factor by which a signal is amplified, sometimes expressed in decibels

gain accuracy a measure of deviation of the gain of an amplifier from the ideal gain

GPCTR0\_GATE general-purpose counter timer 0 gate signal

GPCTR0\_OUT general-purpose counter timer 0 output signal

GPCTR0\_SOURCE general-purpose counter timer 0 clock source signal

GPCTR1\_GATE general-purpose counter timer 1 gate signal

GPCTR1\_OUT general-purpose counter timer 1 output signal

GPCTR1\_SOURCE general-purpose counter timer 1 clock source signal

grounded measurement See SE.

system

Н

h hour

half-power bandwidth the frequency range over which a circuit maintains a level of at least –3 dB

with respect to the nominal level

handshaked digital I/O a type of digital acquisition/generation where a device or module accepts

or transfers data after a digital pulse has been received. Also called latched

digital I/O.

hardware the physical components of a computer system, such as the circuit boards,

plug-in boards, chassis, enclosures, peripherals, and cables

hardware triggering a form of triggering where you set the start time of an acquisition and gather

data at a known position in time relative to a trigger signal

Hz hertz—cycles per second. Specifically refers to the repetition frequency of

a waveform.

ı

IC integrated circuit

IMD intermodulation distortion—the ratio, in dB, of the total rms signal level of

harmonic sum and difference distortion products, to the overall rms signal level. The test signal is two sine waves added together according to the

following standards:

SMPTE—A 60 Hz sine wave and a 7 kHz sine wave added in a

4:1 amplitude ratio.

DIN—A 250 Hz sine wave and an 8 kHz sine wave added in a

4:1 amplitude ratio.

CCIF—A 14 kHz sine wave and a 15 kHz sine wave added in a

1:1 amplitude ratio.

in. inches

INL integral nonlinearity—a measure in LSB of the worst-case deviation from

the ideal A/D or D/A transfer characteristic of the analog I/O circuitry

input bias current that flows into the inputs of a circuit

input impedance the measured resistance and capacitance between the input terminals of a

circuit

input offset current the difference in the input bias currents of the two inputs of an

instrumentation amplifier

instrument driver a set of high-level software functions that controls a specific GPIB, VXI,

or RS-232 programmable instrument or a specific plug-in DAQ board. Instrument drivers are available in several forms, ranging from a function

callable language to a virtual instrument (VI) in LabVIEW.

instrumentation amplifier

a circuit whose output voltage with respect to ground is proportional to the

difference between the voltages at its two inputs

integrating ADC an ADC whose output code represents the average value of the input

voltage over a given time interval

interrupt a computer signal indicating that the CPU should suspend its current task

to service a designated activity

interrupt level the relative priority at which a device can interrupt

I/O input/output—the transfer of data to/from a computer system involving

communications channels, operator interface devices, and/or data

acquisition and control interfaces

I<sub>OH</sub> current, output high

I<sub>OL</sub> current, output low

IRQ interrupt request

isolation a type of signal conditioning in which you isolate the transducer signals

from the computer for safety purposes. This protects you and your computer from large voltage spikes and makes sure the measurements from the DAQ device are not affected by differences in ground potentials.

isolation voltage the voltage that an isolated circuit can normally withstand, usually

specified from input to input and/or from any input to the amplifier output,

or to the computer bus

K

k kilo—the standard metric prefix for 1,000, or 10<sup>3</sup>, used with units of

measure such as volts, hertz, and meters

K kilo—the prefix for 1,024, or 2<sup>10</sup>, used with B in quantifying data or

computer memory

kbytes/s a unit for data transfer that means 1,024 bytes/s

kS 1,000 samples

Kword 1,024 words of memory

L

LabVIEW laboratory virtual instrument engineering workbench

latched digital I/O a type of digital acquisition/generation where a device or module accepts

or transfers data after a digital pulse has been received. Also called

handshaked digital I/O.

library a file containing compiled object modules, each comprised of one of more

functions, that can be linked to other object modules that make use of these functions. NIDAQMSC.LIB is a library that contains NI-DAQ functions. The NI-DAQ function set is broken down into object modules so that only the object modules that are relevant to your application are linked in, while

those object modules that are not relevant are not linked.

linearity the adherence of device response to the equation R = KS, where

R = response, S = stimulus, and K = a constant

linearization a type of signal conditioning in which software linearizes the voltage levels

from transducers, so the voltages can be scaled to measure physical

phenomena

low frequency corner in an AC-coupled circuit, the frequency below which signals are attenuated

by at least 3 dB

LSB least significant bit

#### M

m meters

M (1) Mega, the standard metric prefix for 1 million or 10<sup>6</sup>, when used with

units of measure such as volts and hertz; (2) mega, the prefix for 1,048,576,

or 2<sup>20</sup>, when used with B to quantify data or computer memory

Mbytes/s a unit for data transfer that means 1,048,576 bytes/s

memory buffer See buffer.

MITE MXI Interface to Everything—a custom ASIC designed by National

Instruments that implements the PCI bus interface. The MITE supports bus

mastering for high-speed data transfers over the PCI bus.

MS million samples

MSB most significant bit

MTBF mean time between failure

MTTR mean time to repair—predicts downtime and how long it takes to fix a

product

#### N

NC normally closed, or not connected

NI-DAQ National Instruments driver software for DAQ hardware

NIST National Institute of Standards and Technology

noise an undesirable electrical signal—Noise comes from external sources such

as the AC power line, motors, generators, transformers, fluorescent lights, soldering irons, CRT displays, computers, electrical storms, welders, radio transmitters, and internal sources such as semiconductors, resistors, and capacitors. Noise corrupts signals you are trying to send or receive.

nonlatched digital I/O a type of digital acquisition/generation where LabVIEW updates the digital

lines or port states immediately or returns the digital value of an input line.

Also called immediate digital I/O or non-handshaking.

nonreferenced signal

sources

signal sources with voltage signals that are not connected to an absolute reference or system ground. Also called floating signal sources. Some common example of nonreferenced signal sources are batteries, transformers, or thermocouples.

NRSE

nonreferenced single-ended mode—all measurements are made with respect to a common (NRSE) measurement system reference, but the voltage at this reference can vary with respect to the measurement system ground

0

onboard channels channels provided by the plug-in data acquisition board

operating system base-level software that controls a computer, runs programs, interacts with

users, and communicates with installed hardware or peripheral devices

optical isolation the technique of using an optoelectric transmitter and receiver to transfer

data without electrical continuity, to eliminate high-potential differences

and transients

output settling time the amount of time required for the analog output voltage to reach its final

value within specified limits

output slew rate the maximum rate of change of analog output voltage from one level to

another

P

passband the range of frequencies which a device can properly propagate or measure

pattern generation a type of handshaked (latched) digital I/O in which internal counters

generate the handshaked signal, which in turn initiates a digital transfer. Because counters output digital pulses at a constant rate, this means you can generate and retrieve patterns at a constant rate because the handshaked

signal is produced at a constant rate.

PCI Peripheral Component Interconnect—a high-performance expansion bus

architecture originally developed by Intel to replace ISA and EISA. It is achieving widespread acceptance as a standard for PCs and work-stations;

it offers a theoretical maximum transfer rate of 132 Mbytes/s.

peak to peak a measure of signal amplitude; the difference between the highest and

lowest excursions of the signal

PFI programmable function input

Plug and Play devices devices that do not require DIP switches or jumpers to configure resources

on the devices—also called switchless devices

port (1) a communications connection on a computer or a remote controller

(2) a digital port, consisting of four or eight lines of digital input and/or

output

posttriggering the technique used on a DAQ board to acquire a programmed number of

samples after trigger conditions are met

potentiometer an electrical device the resistance of which can be manually adjusted; used

for manual adjustment of electrical circuits and as a transducer for linear or

rotary position

ppm parts per million

pretriggering the technique used on a DAQ board to keep a continuous buffer filled with

data, so that when the trigger conditions are met, the sample includes the

data leading up to the trigger condition

propagation the transmission of a signal through a computer system

propagation delay the amount of time required for a signal to pass through a circuit

pts points

pulse trains multiple pulses

pulsed output a form of counter signal generation by which a pulse is outputted when a

counter reaches a certain value

0

quantization error the inherent uncertainty in digitizing an analog value due to the finite

resolution of the conversion process

quantizer a device that maps a variable from a continuous distribution to a discrete

distribution

R

real time a property of an event or system in which data is processed as it is acquired

instead of being accumulated and processed at a later time

relative accuracy a measure in LSB of the linearity of an ADC. It includes all non-linearity

and quantization errors. It does not include offset and gain errors of the

circuitry feeding the ADC.

resolution the smallest signal increment that can be detected by a measurement

system. Resolution can be expressed in bits, in proportions, or in percent of full scale. For example, a system has 12-bit resolution, one part in 4,096

resolution, and 0.0244% of full scale.

resource locking a technique whereby a device is signaled not to use its local memory while

the memory is in use from the bus

retry an acknowledge by a destination that signifies that the cycle did not

complete and should be repeated

ribbon cable a flat cable in which the conductors are side by side

rise time the difference in time between the 10% and 90% points of a system's step

response

rms root mean square—the square root of the average value of the square of the

instantaneous signal amplitude; a measure of signal amplitude

ROM read-only memory

RSE See SE.

RTSI bus real-time system integration bus—the National Instruments timing bus that

connects DAQ boards directly, by means of connectors on top of the boards,

for precise synchronization of functions

S

s seconds

S samples

sample counter the clock that counts the output of the channel clock, in other words, the

number of samples taken. On boards with simultaneous sampling, this counter counts the output of the scan clock and hence the number of scans.

SE single-ended—a term used to describe an analog input that is measured

with respect to a common ground

self-calibrating a property of a DSA board that has an extremely stable onboard reference

and calibrates its own A/D and D/A circuits without manual adjustments by

the user

sensor a device that responds to a physical stimulus (heat, light, sound, pressure,

motion, flow, and so on), and produces a corresponding electrical signal

settling time the amount of time required for a voltage to reach its final value within

specified limits

**Shannon Sampling** 

Theorem

a law of sampling theory stating that if a continuous bandwidth-limited signal contains no frequency components higher than half the frequency

at which it is sampled, then the original signal can be recovered without

distortion

S/H sample-and-hold—a circuit that acquires and stores an analog voltage on a

capacitor for a short period of time

signal conditioning the manipulation of signals to prepare them for digitizing

SNR signal-to-noise ratio—the ratio of the overall rms signal level to the rms

noise level, expressed in decibels

software trigger a programmed event that triggers an event such as data acquisition

software triggering a method of triggering in which you simulate an analog trigger using

software. Also called conditional retrieval.

source impedance a parameter of signal sources that reflects current-driving ability of voltage

sources (lower is better) and the voltage-driving ability of current sources

(higher is better)

SS simultaneous sampling—a property of a system in which each input or

output channel is digitized or updated at the same instant

S/s samples per second—used to express the rate at which a DAQ board

samples an analog signal

STC system timing controller

switchless device devices that do not require dip switches or jumpers to configure resources

on the devices—also called Plug and Play devices

synchronous (1) hardware—a property of an event that is synchronized to a reference

clock (2) software—a property of a function that begins an operation and

returns only when the operation is complete

system noise a measure of the amount of noise seen by an analog circuit or an ADC when

the analog inputs are grounded

system RAM RAM installed on a personal computer and used by the operating system,

as contrasted with onboard RAM

T

TC terminal count—the highest value of a counter

T/H track-and-hold—a circuit that tracks an analog voltage and holds the value

on command

THD total harmonic distortion—the ratio of the total rms signal due to harmonic

distortion to the overall rms signal, in decibel or a percentage

THD+N signal-to-THD plus noise—the ratio in decibels of the overall rms signal to

the rms signal of harmonic distortion plus noise introduced

throughput rate the data, measured in bytes/s, for a given continuous operation, calculated

to include software overhead.

transducer See sensor

transducer excitation a type of signal conditioning that uses external voltages and currents to

excite the circuitry of a signal conditioning system into measuring physical

phenomena

transfer rate the rate, measured in bytes/s, at which data is moved from source to

destination after software initialization and set up operations; the maximum

rate at which the hardware can operate

TRIG1 (EXT\_TRIG) trigger 1 signal

TRIG2 (PRETRIG) trigger 2 signal

trigger any event that causes or starts some form of data capture

TTL transistor-transistor logic

U

unipolar a signal range that is always positive (for example, 0 to +10 V)

update the output equivalent of a scan. One or more analog or digital output

samples. Typically, the number of output samples in an update is equal to the number of channels in the output group. For example, one pulse from the update clock produces one update which sends one new sample to every

analog output channel in the group.

UPDATE\* update signal

update rate the number of output updates per second

V

V volts

V<sub>DC</sub> volts direct current

VI virtual instrument—(1) a combination of hardware and/or software

elements, typically used with a PC, that has the functionality of a classic stand-alone instrument (2) a LabVIEW software module (VI), which consists of a front panel user interface and a block diagram program

V<sub>IH</sub> volts, input high

 $V_{II}$  volts, input low

 $V_{in}$  volts in

 $V_{OH}$  volts, output high

V<sub>OL</sub> volts, output low

V<sub>ref</sub> reference voltage

W

waveform multiple voltage readings taken at a specific sampling rate

WFTRIG

word the standard number of bits that a processor or memory manipulates at one

time. Microprocessors typically use 8-, 16-, or 32-bit words.

working voltage the highest voltage that should be applied to a product in normal use,

normally well under the breakdown voltage for safety margin.

Z

zero-overhead looping the ability of a high-performance processor to repeat instructions without

requiring time to branch to the beginning of the instructions

zero-wait-state memory memory fast enough that the processor does not have to wait during any

reads and writes to the memory

# Index

analog I/O connector signal descriptions
pin assignments (table), 4-3
pin connections (figure), 4-2
signal summary (table), 4-4
analog input, 3-3 to 3-5
input coupling, 3-3
input mode, 3-3
input polarity and range, 3-3 to 3-4
input range selection considerations,
3-4 to 3-5
signal connections
analog input stage (figure), 4-9
description, 4-8 to 4-9
specifications, A-1 to A-5
amplifier characteristics, A-3 to A-4
channel characteristics, A-1 to A-2
dynamic characteristics, A-4 to A-5
transfer characteristics, A-2
analog input circuitry, 6-1 to 6-9
ADC, 6-8 to 6-9
antialias filtering, 6-3 to 6-8
calibration, 6-2
input coupling, 6-2
noise, 6-9
analog operation theory, 6-1 to 6-13
analog input circuitry, 6-1 to 6-9
ADC, 6-8 to 6-9
antialias filtering, 6-3 to 6-8
calibration, 6-2
input coupling, 6-2
noise, 6-9
analog output circuitry, 6-10 to 6-13
anti-image filtering, 6-10 to 6-11
calibration, 6-12
DAC, 6-12
mute feature, 6-12
analog output, 3-5 to 3-6

output mode, 3-5	input frequency response near cutof
output polarity and range, 3-5 to 3-6	(figure), 6-6
signal connections	Nyquist frequency example, 6-3
analog output channel block	AOGND signal
diagram, 4-11	analog I/O pin assignments (table), 4-3
description, 4-11 to 4-12	analog I/O signal summary (table), 4-4
specifications, A-5 to A-7	
channel characteristics, A-5 to A-6	В
dynamic characteristics, A-7	_
transfer characteristics, A-6	bipolar input, 3-3
voltage output, A-6	bipolar output, 3-5
analog output circuitry, 6-10 to 6-13	block diagrams
anti-image filtering, 6-10 to 6-11	analog function, 3-2
calibration, 6-12	digital function, 3-1
DAC, 6-12	bulletin board support, C-1
mute feature, 6-12	bus interface specifications, A-9
analog power connections, 4-12	
analog trigger, 3-6 to 3-9	C
above-high-level analog triggering mode	-
(figure), 3-8	cables. See also I/O connectors.
below-low-level analog triggering mode	custom cabling, 1-4 to 1-5
(figure), 3-7	field wiring considerations, 4-24 to 4-25
high-hysteresis analog triggering mode	optional equipment, 1-4
(figure), 3-8	calibration, 5-1 to 5-3
inside-region analog triggering mode	external calibration, 5-2 to 5-3
(figure), 3-8	loading calibration constants, 5-1 to 5-2
low-hysteresis analog triggering mode	onboard calibration reference
(figure), 3-9	specifications, A-5
specifications, A-9	self-calibration, 5-2
anti-image filtering	specifications, A-10
signal spectra in DAC (figure), 6-11	theory of operation
theory of operation, 6-10 to 6-11	analog input circuitry, 6-2
antialias filtering, 6-3 to 6-8	analog output circuitry, 6-12
alias rejection at oversample rate	traceable recalibration, 5-3
(figure), 6-7	channel characteristic specifications
clipped or overranged, 6-7 to 6-8	analog input, A-1 to A-2
comparison of clipped	analog output, A-5 to A-6
signal to proper signal (figure), 6-8	clocks, device and RTSI, 3-11 to 3-12
frequency response, 6-6	ComponentWorks software, 1-4
input frequency response	
(figure), 6-5	

configuration	delta-sigma modulation
device configuration, 2-2	analog input circuitry, 6-8
effect of sampling and update rates, 3-13	analog output circuitry, 6-10
connectors. See I/O connectors.	configuration issues, 3-13
CONVERT* signal	triggering effect, 3-7
digital I/O pin assignments (table), 4-6	device configuration, 2-2
digital I/O signal summary (table), 4-8	sampling rate and undersampling, 3-13
timing connections, 4-17	DGND signal
customer communication, xi, C-1 to C-2	analog I/O pin assignments (table), 4-3
	analog I/O signal summary (table), 4-4
D	digital I/O pin assignments (table), 4-6
D	digital I/O signal connections, 4-12
DAC	digital I/O signal summary (table), 4-8
mute feature, 6-13	timing connections, 4-14
signal spectra in DAC (figure), 6-11	DIFF configuration, 4-10
theory of operation, 6-12	DIFF input mode, 3-3
+DAC0OUT signal	DIFF output mode, 3-5
analog I/O pin assignments (table), 4-3	digital function (block diagram), 3-1
analog I/O signal summary (table), 4-4	digital I/O
analog output signal connections,	high impedance state (note), 3-10
4-11 to 4-12	overview, 3-10
-DAC0OUT signal	pin connections (figure), 4-5
analog I/O pin assignments (table), 4-3	signal connections, 4-12 to 4-13
analog I/O signal summary (table), 4-4	specifications, A-7 to A-8
analog output signal connections,	digital I/O signal descriptions
4-11 to 4-12	pin assignments (table), 4-6 to 4-7
+DAC1OUT signal	pin connections (figure), 4-5
analog I/O pin assignments (table), 4-3	signal summary (table), 4-8
analog I/O signal summary (table), 4-4	digital power connections, 4-14
analog output signal connections,	digital trigger specifications, A-9
4-11 to 4-12	DIO<07> signal
-DAC1OUT signal	digital I/O pin assignments (table), 4-6
analog I/O pin assignments (table), 4-3	digital I/O signal connections,
analog I/O signal summary (table), 4-4	4-12 to 4-13
analog output signal connections,	digital I/O signal summary (table), 4-8
4-11 to 4-12 data acquisition timing connections. <i>See</i>	direct digital synthesis (DDS)
acquisition timing connections. See	technology, 3-12
DC input coupling, 3-3	documentation
DDS (direct digital synthesis)	conventions used in manual, x
technology, 3-12	National Instruments documentation, xi
	organization of manual, ix-x

related documentation, <i>xi</i> dynamic characteristic specifications analog input, A-4 to A-5 analog output, A-7	GPCTR0_SOURCE signal, 4-19 GPCTR0_UP_DOWN signal, 4-20 GPCTR1_GATE signal, 4-21 to 4-22 GPCTR1_OUT signal, 4-22 GPCTR1_SOURCE signal, 4-21
E	GPCTR1_UP_DOWN signal, 4-22 to 4-24
e-mail support, C-2 EEPROM storage of calibration constants, 5-1 electronic support services, C-1 to C-2 environment specifications, A-10 environmental noise, avoiding, 4-24 to 4-25, 6-9 equipment, optional, 1-4 EXTSTROBE* signal digital I/O pin assignments (table), 4-6 digital I/O signal summary (table), 4-8 timing connections, 4-18	GPCTR0_GATE signal, 4-20 GPCTR0_OUT signal digital I/O pin assignments (table), 4-7 digital I/O signal summary (table), 4-8 general-purpose timing connections, 4-20 GPCTR0_SOURCE signal, 4-19 GPCTR0_UP_DOWN signal, 4-20 GPCTR1_GATE signal, 4-21 to 4-22 GPCTR1_OUT signal digital I/O pin assignments (table), 4-7 digital I/O signal summary (table), 4-8
<b>F</b> fax and telephone support numbers, C-2	general-purpose timing connections, 4-22 GPCTR1_SOURCE signal, 4-21 GPCTR1_UP_DOWN signal, 4-22 to 4-24 ground-referenced signal sources, 4-10
Fax-on-Demand support, C-2 field wiring considerations, 4-24 to 4-25 floating signal sources, 4-10	Н
FREQ_OUT signal digital I/O pin assignments (table), 4-7 digital I/O signal summary (table), 4-8 general-purpose timing connections, 4-24	hardware installation, 2-1 to 2-2 hardware overview analog input, 3-3 to 3-5 input mode, 3-3
FTP support, C-1 fuse, self-resetting analog power connections, 4-12 digital power connections, 4-14	input polarity and range, 3-3 to 3-4 input range selection considerations, 3-4 to 3-5 analog output, 3-5 to 3-6 analog trigger, 3-6 to 3-9
general-purpose timing signal connections, 4-19 to 4-24 FREQ_OUT signal, 4-24 GPCTR0_GATE signal, 4-20 GPCTR0_OUT signal, 4-20	block diagrams analog function, 3-2 digital function, 3-1 digital I/O, 3-10 timing signal routing, 3-11 to 3-12 device and RTSI clocks, 3-11 to 3-12 programmable function inputs, 3-11

l	M
I/O connectors, 4-1 to 4-8	manual. See documentation.
developing cable connectors, 1-5	Measure software, 1-4
exceeding maximum ratings	mute feature, 6-13
(warning), 4-1	
pin assignments (table)	N
analog I/O, 4-3	
digital I/O, 4-6 to 4-7	noise, avoiding, 4-24 to 4-25, 6-9
pin connections	Nyquist frequency, 6-3
68-pin digital connector (figure), B-2	
analog (figure), 4-2	0
digital (figure), 4-5	
signal summary (table)	onboard calibration reference specifications,
analog I/O, 4-4	A-5
digital I/O, 4-8	optional equipment, 1-4 output mode, 3-5
input coupling	output mode, 3-3 output polarity and range, 3-5 to 3-6
analog input, 3-3	actual range and measurement precision
theory of operation, 6-2	(table), 3-6
input mode, 3-3	boot modes (note), 3-6
input polarity and range, 3-3 to 3-4	boot modes (note), 5 0
actual range and measurement precision (table), 3-4	Р
exceeding rated input voltages	-
(caution), 3-5	PCI-4451/4452. <i>See also</i> hardware overview. custom cabling, 1-4 to 1-5
selection considerations, 3-4 to 3-5	optional equipment, 1-4
installation	overview, 1-1
hardware, 2-1 to 2-2	requirements for getting started, 1-2
software, 2-1	software programming choices, 1-3 to 1-4
unpacking PCI-4451/4452, 1-2	ComponentWorks, 1-4
	LabVIEW and LabWindows/CVI
J	application software, 1-3
iidaa aadda dailaaadiaa 2.7	Measure, 1-4
jitter, with triggering, 3-7	National Instruments application
	software, 1-3 to 1-4
L	VirtualBench, 1-3
LabVIEW and LabWindows/CVI application	unpacking, 1-2
software, 1-3	PFI0/TRIG1 (EXT_TRIG) signal
software, 1 3	digital I/O pin assignments (table), 4-6
	digital I/O signal summary (table), 4-8
	timing connections, 4-16

PFI1/TRIG2 (PRETRIG) signal	actual range and measurement
digital I/O pin assignments (table), 4-6	precision, 3-6
digital I/O signal summary (table), 4-8	posttriggered data acquisition, 4-15
timing connections, 4-17	power connections
PFI3/GPCTR1_SOURCE signal	analog power connections, 4-12
digital I/O pin assignments (table), 4-6	digital power connections, 4-14
digital I/O signal summary (table), 4-8	power requirement specifications,
PFI4/GPCTR1_GATE signal	A-9 to A-10
digital I/O pin assignments (table), 4-6	pretriggered data acquisition, 4-16
digital I/O signal summary (table), 4-8	programmable function inputs (PFIs). See
PFI6/WFTRIG signal	PFIs (programmable function inputs).
digital I/O pin assignments (table), 4-7	
digital I/O signal summary (table), 4-8	R
PFI7 signal	
digital I/O pin assignments (table), 4-7	recalibration, traceable, 5-3
digital I/O signal summary (table), 4-8	requirements for getting started, 1-2
PFI8/GPCTR0_SOURCE signal	RESERVED1 signal
digital I/O pin assignments (table), 4-7	digital I/O pin assignments (table), 4-6
digital I/O signal summary (table), 4-8	digital I/O signal summary (table), 4-8
PFI9/GPCTR0_GATE signal	RTSI bus signal connection (figure), 3-10
digital I/O pin assignments (table), 4-7	RTSI clocks, 3-11 to 3-12
digital I/O signal summary (table), 4-8	RTSI trigger lines
PFIs (programmable function inputs),	overview, 3-9
4-14 to 4-15	signal connection (figure), 3-10
overview, 4-14 to 4-15	
signal routing, 3-11	S
timing input connections, 4-14 to 4-15	sample rate, and device configuration, 3-13
physical specifications, A-10	sample/update clock frequency,
pin assignments	selecting, 3-12
analog I/O (table), 4-3	signal connections
digital I/O (table), 4-6 to 4-7	analog input, 4-9 to 4-10
pin connections (figure)	digital I/O, 4-12 to 4-13
68-pin digital connector (figure), B-2	field wiring considerations, 4-24 to 4-25
analog I/O, 4-2	I/O connectors, 4-1 to 4-8
digital I/O, 4-5	68-pin digital connector pin
polarity selection	connections (figure), B-2
analog input, 3-3 to 3-4	analog I/O pin assignments
actual range and measurement	(table), 4-3 to 4-4
precision (table), 3-4	analog I/O pin connections
selection considerations, 3-4 to 3-5	(figure), 4-2
analog output, 3-5 to 3-6	. 2

analog I/O signal summary	WFTRIG signal, 4-18
(table), 4-4	types of signal sources, 4-10
digital I/O pin assignments	floating, 4-10
(table), 4-6 to 4-7	ground-referenced, 4-10
digital I/O signal summary	software installation, 2-1
(table), 4-8	software programming choices, 1-3 to 1-4
digital pin connections (figure), 4-5	ComponentWorks, 1-4
exceeding maximum ratings	LabVIEW and LabWindows/CVI
(warning), 4-1	application software, 1-3
power connections, 4-12	Measure, 1-4
timing connections, 4-14 to 4-24	National Instruments application
acquisition timing connections,	software, 1-3 to 1-4
4-15 to 4-18	VirtualBench, 1-3
CONVERT* signal, 4-17	specifications
EXTSTROBE* signal, 4-18	analog input, A-1 to A-5
PFI0/TRIG1 (EXT_TRIG)	amplifier characteristics, A-3 to A-4
signal, 4-16	channel characteristics, A-1 to A-2
PFI1/TRIG2 (PRETRIG)	dynamic characteristics, A-4 to A-5
signal, 4-17	transfer characteristics, A-2
typical posttriggered acquisition	analog output, A-5 to A-7
(figure), 4-15	channel characteristics, A-5 to A-6
typical pretriggered acquisition	dynamic characteristics, A-7
(figure), 4-16	transfer characteristics, A-6
general-purpose timing signal	voltage output, A-6
connections, 4-19 to 4-24	analog trigger, A-9
FREQ_OUT signal, 4-24	bus interface, A-9
GPCTR0_GATE signal, 4-20	calibration, A-10
GPCTR0_OUT signal, 4-20	
GPCTR0_SOURCE signal, 4-19	digital I/O, A-7 to A-8
GPCTR0_UP_DOWN signal,	digital trigger, A-9
4-20	environment, A-10
GPCTR1_GATE signal,	onboard calibration reference, A-5
4-21 to 4-22	physical, A-10
GPCTR1_OUT signal, 4-22	power requirements, A-9 to A-10
GPCTR1_SOURCE signal, 4-21	timing I/O, A-8 to A-9
GPCTR1_UP_DOWN signal,	
4-22 to 4-24	Т
programmable function input	. 1 . 1
connections, 4-14 to 4-15	technical support, C-1 to C-2
waveform generation timing	telephone and fax support numbers, C-2
connections, 4-18	theory of operation. <i>See</i> analog operation
UPDATE* signal, 4-18	theory.

timing connections, 4-14 to 4-24	triggers
acquisition timing connections,	analog, 3-6 to 3-9
4-15 to 4-18	above-high-level triggering mode
CONVERT* signal, 4-17	(figure), 3-8
EXTSTROBE* signal, 4-18	below-low-level triggering mode
PFI0/TRIG1 (EXT_TRIG) signal,	(figure), 3-7
4-16	high-hysteresis triggering mode, 3-8
PFI1/TRIG2 (PRETRIG) signal, 4-17	inside-region triggering mode (figure), 3-8
typical posttriggered acquisition (figure), 4-15	low-hysteresis triggering mode, 3-9 specifications, A-9
typical pretriggered acquisition	digital, specifications, A-9
(figure), 4-16	RTSI triggers, 3-9 to 3-10
general-purpose timing signal connections, 4-19 to 4-24	specifications, A-9
FREQ_OUT signal, 4-24	
GPCTR0_GATE signal, 4-20	U
GPCTR0_OUT signal, 4-20	unipolar input/output. See polarity selection.
GPCTR0_SOURCE signal, 4-19	unpacking PCI-4451/4452, 1-2
GPCTR0_UP_DOWN signal, 4-20	update clock frequency, selecting, 3-12
GPCTR1_GATE signal, 4-21 to 4-22	update rate, and device configuration, 3-13
GPCTR1_OUT signal, 4-22	UPDATE* signal
GPCTR1_SOURCE signal, 4-21	digital I/O pin assignments (table), 4-7
GPCTR1_UP_DOWN signal,	digital I/O signal summary (table), 4-8
4-22 to 4-24	timing connections, 4-18
programmable function input	,
connections, 4-14 to 4-15	.,
waveform generation timing connections,	V
4-18	VirtualBench software, 1-3
UPDATE* signal, 4-18	voltage output specifications, A-6
WFTRIG signal, 4-18	
timing I/O specifications, A-8 to A-9	VAZ
timing signal routing, 3-11 to 3-12	W
device and RTSI clocks, 3-11 to 3-12	waveform generation timing connections, 4-18
programmable function inputs, 3-11	UPDATE* signal, 4-18
traceable recalibration, 5-3	WFTRIG signal, 4-18
transfer characteristic specifications	WFTRIG signal, 4-18
analog input, A-2	wiring considerations, 4-24 to 4-25
analog output, A-6	